HK1231630A1 - 半導體器件以及半導體器件的製造方法 - Google Patents

半導體器件以及半導體器件的製造方法

Info

Publication number
HK1231630A1
HK1231630A1 HK17104998.5A HK17104998A HK1231630A1 HK 1231630 A1 HK1231630 A1 HK 1231630A1 HK 17104998 A HK17104998 A HK 17104998A HK 1231630 A1 HK1231630 A1 HK 1231630A1
Authority
HK
Hong Kong
Prior art keywords
semiconductor device
manufacturing same
manufacturing
same
semiconductor
Prior art date
Application number
HK17104998.5A
Other languages
English (en)
Inventor
渡邊真司
木田剛
小野善宏
森健太郎
阪田賢治
山田裕介
Original Assignee
Renesas Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Electronics Corp filed Critical Renesas Electronics Corp
Publication of HK1231630A1 publication Critical patent/HK1231630A1/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/562—Protection against mechanical damage
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/143—Digital devices
    • H01L2924/1431—Logic devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/143—Digital devices
    • H01L2924/1434—Memory
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H01L2924/15172—Fan-out arrangement of the internal vias
    • H01L2924/15174—Fan-out arrangement of the internal vias in different layers of the multilayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Semiconductor Memories (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
HK17104998.5A 2014-04-14 2017-05-18 半導體器件以及半導體器件的製造方法 HK1231630A1 (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2014/060603 WO2015159338A1 (ja) 2014-04-14 2014-04-14 半導体装置およびその製造方法

Publications (1)

Publication Number Publication Date
HK1231630A1 true HK1231630A1 (zh) 2017-12-22

Family

ID=54323589

Family Applications (1)

Application Number Title Priority Date Filing Date
HK17104998.5A HK1231630A1 (zh) 2014-04-14 2017-05-18 半導體器件以及半導體器件的製造方法

Country Status (6)

Country Link
US (2) US10141273B2 (zh)
JP (1) JP6279717B2 (zh)
CN (1) CN106233462B (zh)
HK (1) HK1231630A1 (zh)
TW (1) TWI648831B (zh)
WO (1) WO2015159338A1 (zh)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10043769B2 (en) * 2015-06-03 2018-08-07 Micron Technology, Inc. Semiconductor devices including dummy chips
KR102259185B1 (ko) * 2016-08-02 2021-06-01 누보톤 테크놀로지 재팬 가부시키가이샤 반도체 장치, 반도체 모듈, 및 반도체 패키지 장치
JP6436148B2 (ja) * 2016-11-18 2018-12-12 横河電機株式会社 情報処理装置、保全機器、情報処理方法、情報処理プログラム及び記録媒体
JP6858576B2 (ja) * 2017-01-30 2021-04-14 新光電気工業株式会社 半導体装置の製造方法
EP3483929B1 (en) 2017-11-08 2022-04-20 AT & S Austria Technologie & Systemtechnik Aktiengesellschaft Component carrier with electrically conductive and insulating layers and a component embedded therein and manufacturing method thereof
CN109957503B (zh) * 2017-12-14 2022-05-31 长春长光华大智造测序设备有限公司 一种用于高通量基因测序设备的工艺芯片及其应用
JP2019117862A (ja) * 2017-12-27 2019-07-18 株式会社東芝 半導体装置
TWI677913B (zh) * 2018-08-31 2019-11-21 華邦電子股份有限公司 半導體晶片的製造方法
CN109461715A (zh) * 2018-09-29 2019-03-12 南京中感微电子有限公司 一种多管芯封装体
US10957594B2 (en) 2018-10-05 2021-03-23 Winbond Electronics Corp. Manufacturing method of semiconductor chip
US10872871B2 (en) * 2018-12-21 2020-12-22 Taiwan Semiconductor Manufacturing Co., Ltd. Chip package structure with dummy bump and method for forming the same
KR20200107024A (ko) * 2019-03-05 2020-09-16 삼성전자주식회사 불휘발성 메모리 장치, 불휘발성 메모리 장치의 동작 방법, 그리고 불휘발성 메모리 장치를 포함하는 스토리지 장치
US11031071B2 (en) * 2019-03-05 2021-06-08 Samsung Electronics Co., Ltd. Nonvolatile memory device, operating method of nonvolatile memory device, and storage device including nonvolatile memory device
KR20210050106A (ko) * 2019-10-28 2021-05-07 삼성전기주식회사 인쇄회로기판
US11211341B2 (en) * 2019-12-19 2021-12-28 Taiwan Semiconductor Manufacturing Company, Ltd. Package structure and method of fabrcating the same
US11908836B2 (en) 2021-01-13 2024-02-20 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor package and method of manufacturing semiconductor package
JP7245947B1 (ja) * 2022-08-15 2023-03-24 Ｆｃｎｔ株式会社 印刷配線基板及び無線通信端末

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3895987B2 (ja) * 2001-12-27 2007-03-22 株式会社東芝 半導体装置およびその製造方法
JP2004165328A (ja) 2002-11-12 2004-06-10 Kyocera Corp 半田バンプ付き配線基板およびその製造方法
JP4467318B2 (ja) * 2004-01-28 2010-05-26 Ｎｅｃエレクトロニクス株式会社 半導体装置、マルチチップ半導体装置用チップのアライメント方法およびマルチチップ半導体装置用チップの製造方法
JP2005340393A (ja) 2004-05-25 2005-12-08 Olympus Corp 小型実装モジュール及びその製造方法
JP2007042762A (ja) 2005-08-02 2007-02-15 Matsushita Electric Ind Co Ltd 半導体装置およびその実装体
JP4700642B2 (ja) 2007-03-16 2011-06-15 Ｏｋｉセミコンダクタ株式会社 半導体装置及びその製造方法
JP2009049087A (ja) 2007-08-16 2009-03-05 Panasonic Corp 電子部品と電子部品の製造方法
KR100963617B1 (ko) * 2007-11-30 2010-06-16 주식회사 하이닉스반도체 반도체 패키지 및 이의 제조 방법
JP5210683B2 (ja) * 2008-03-28 2013-06-12 ローランド株式会社 電子打楽器用操作装置
JP2010161102A (ja) 2009-01-06 2010-07-22 Elpida Memory Inc 半導体装置
JP5696076B2 (ja) * 2012-03-21 2015-04-08 株式会社東芝 半導体装置の検査装置及び半導体装置の検査方法
JP2013197387A (ja) 2012-03-21 2013-09-30 Elpida Memory Inc 半導体装置
US9508674B2 (en) * 2012-11-14 2016-11-29 Taiwan Semiconductor Manufacturing Company, Ltd. Warpage control of semiconductor die package
KR102057210B1 (ko) * 2013-07-05 2020-01-22 에스케이하이닉스 주식회사 반도체 칩 및 이를 갖는 적층형 반도체 패키지

Also Published As

Publication number Publication date
US10312199B2 (en) 2019-06-04
CN106233462A (zh) 2016-12-14
CN106233462B (zh) 2019-07-19
US20170047296A1 (en) 2017-02-16
TW201543631A (zh) 2015-11-16
JPWO2015159338A1 (ja) 2017-04-13
JP6279717B2 (ja) 2018-02-14
WO2015159338A1 (ja) 2015-10-22
US20180226362A1 (en) 2018-08-09
US10141273B2 (en) 2018-11-27
TWI648831B (zh) 2019-01-21

Similar Documents

Publication Publication Date Title
TWI562209B (en) Semiconductor device and method for manufacturing the same
HK1231630A1 (zh) 半導體器件以及半導體器件的製造方法
SG11201606536XA (en) Semiconductor device and manufacturing method thereof
SG10201912585TA (en) Semiconductor device and method for manufacturing the same
HK1208957A1 (zh) 半導體器件的製造方法及半導體器件
EP3125274A4 (en) Method for manufacturing semiconductor device and semiconductor device
HK1223192A1 (zh) 半導體器件及其製造方法
EP3220410A4 (en) Semiconductor device and manufacturing method for same
HK1212101A1 (zh) 製造半導體器件的方法
SG10201608814YA (en) Semiconductor device and method for manufacturing the semiconductor device
SG10201505824YA (en) Semiconductor device and method of manufacturing the same
SG11201709671YA (en) Semiconductor device manufacturing method
EP3179525A4 (en) Semiconductor device and method for manufacturing same
EP3240015A4 (en) Semiconductor device and semiconductor device manufacturing method
TWI562334B (en) Semiconductor device and methods for forming the same
HK1221070A1 (zh) 半導體器件和用於製造其的方法
HK1216358A1 (zh) 半導體裝置以及半導體裝置的製造方法
EP3358603A4 (en) SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
TWI562362B (en) Semiconductor device structure and method for forming the same
TWI563604B (en) Semiconductor device and fabricating method thereof
GB2556255B (en) Semiconductor device and semiconductor device manufacturing method
HK1223733A1 (zh) 半導體裝置及半導體裝置的製造方法
SG11201605542RA (en) Semiconductor substrate, semiconductor device and manufacturing method for semiconductor substrate
TWI563665B (en) Semiconductor device and method of manufacturing the same
EP3029726A4 (en) Semiconductor device and method for manufacturing same