FR2654259B1 - Dispositif a semiconducteurs comportant une couche de nitrure et procede pour fabriquer un tel dispositif. - Google Patents
Dispositif a semiconducteurs comportant une couche de nitrure et procede pour fabriquer un tel dispositif.Info
- Publication number
- FR2654259B1 FR2654259B1 FR9002524A FR9002524A FR2654259B1 FR 2654259 B1 FR2654259 B1 FR 2654259B1 FR 9002524 A FR9002524 A FR 9002524A FR 9002524 A FR9002524 A FR 9002524A FR 2654259 B1 FR2654259 B1 FR 2654259B1
- Authority
- FR
- France
- Prior art keywords
- nitride layer
- manufacturing
- semiconductor device
- layers
- conductive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000004519 manufacturing process Methods 0.000 title abstract 3
- 150000004767 nitrides Chemical class 0.000 title abstract 3
- 239000004065 semiconductor Substances 0.000 title abstract 3
- 238000000034 method Methods 0.000 title abstract 2
- 230000015654 memory Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/022—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02321—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer
- H01L21/02323—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of oxygen
- H01L21/02326—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of oxygen into a nitride layer, e.g. changing SiN to SiON
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02455—Group 13/15 materials
- H01L21/02458—Nitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02469—Group 12/16 materials
- H01L21/02472—Oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/3143—Inorganic layers composed of alternated layers or of mixtures of nitrides and oxides or of oxinitrides, e.g. formation of oxinitride by oxidation of nitride layers
- H01L21/3144—Inorganic layers composed of alternated layers or of mixtures of nitrides and oxides or of oxinitrides, e.g. formation of oxinitride by oxidation of nitride layers on silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/92—Capacitors having potential barriers
- H01L29/94—Metal-insulator-semiconductors, e.g. MOS
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/3143—Inorganic layers composed of alternated layers or of mixtures of nitrides and oxides or of oxinitrides, e.g. formation of oxinitride by oxidation of nitride layers
- H01L21/3145—Inorganic layers composed of alternated layers or of mixtures of nitrides and oxides or of oxinitrides, e.g. formation of oxinitride by oxidation of nitride layers formed by deposition from a gas or vapour
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/318—Inorganic layers composed of nitrides
- H01L21/3185—Inorganic layers composed of nitrides of siliconnitrides
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Semiconductor Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
- Formation Of Insulating Films (AREA)
- Non-Volatile Memory (AREA)
Abstract
L'invention concerne un dispositif à semiconducteurs et un procédé pour fabriquer un tel dispositif. Ce dispositif à semiconducteurs comprend une première couche conductrice (10), une seconde couche conductrice (11) et une ou plusieurs couches d'oxyde (OX1, OX2) ainsi qu'une couche de nitrure (MN) intercalée entre lesdites première et seconde couches conductrices, ladite couche de nitrure (MN) étant formée de sous-couches multiples (N1, N2). Application notamment à la fabrication de mémoires EEPROM.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019890016179A KR920006736B1 (ko) | 1989-11-08 | 1989-11-08 | 반도체장치 및 그 제조방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2654259A1 FR2654259A1 (fr) | 1991-05-10 |
FR2654259B1 true FR2654259B1 (fr) | 1993-01-08 |
Family
ID=19291442
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR9002524A Expired - Fee Related FR2654259B1 (fr) | 1989-11-08 | 1990-02-28 | Dispositif a semiconducteurs comportant une couche de nitrure et procede pour fabriquer un tel dispositif. |
Country Status (8)
Country | Link |
---|---|
US (1) | US5498890A (fr) |
JP (1) | JPH0748550B2 (fr) |
KR (1) | KR920006736B1 (fr) |
CN (1) | CN1039559C (fr) |
DE (1) | DE4006701C2 (fr) |
FR (1) | FR2654259B1 (fr) |
GB (1) | GB2237931B (fr) |
IT (1) | IT1248860B (fr) |
Families Citing this family (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR930007527B1 (ko) * | 1990-09-22 | 1993-08-12 | 삼성전자 주식회사 | 스토리지 셀 어레이와 주변회로를 갖는 불휘발성 반도체 메모리 장치의 제조방법 및 그 구조 |
KR930012120B1 (ko) * | 1991-07-03 | 1993-12-24 | 삼성전자 주식회사 | 반도체장치 및 그의 제조방법 |
JPH05190796A (ja) * | 1991-07-30 | 1993-07-30 | Internatl Business Mach Corp <Ibm> | ダイナミック・ランダム・アクセス・メモリ・セル用誘電体皮膜およびその形成方法 |
US5640032A (en) * | 1994-09-09 | 1997-06-17 | Nippon Steel Corporation | Non-volatile semiconductor memory device with improved rewrite speed |
JP3683972B2 (ja) * | 1995-03-22 | 2005-08-17 | 三菱電機株式会社 | 半導体装置 |
JPH098244A (ja) * | 1995-06-20 | 1997-01-10 | Yamaha Corp | 半導体装置とその製造方法 |
US6548854B1 (en) * | 1997-12-22 | 2003-04-15 | Agere Systems Inc. | Compound, high-K, gate and capacitor insulator layer |
US6144546A (en) * | 1996-12-26 | 2000-11-07 | Kabushiki Kaisha Toshiba | Capacitor having electrodes with two-dimensional conductivity |
US5818697A (en) | 1997-03-21 | 1998-10-06 | International Business Machines Corporation | Flexible thin film ball grid array containing solder mask |
DE19743495C2 (de) * | 1997-10-01 | 2001-11-22 | Daimler Chrysler Ag | Isolatorschicht für ein eine aktive Diamantschicht aufweisendes mikroelektronisches Bauteil mit einer durch die Isolatorschicht elektrisch isolierten Metallschicht als Elektrode |
DE19743496C2 (de) * | 1997-10-01 | 2001-11-15 | Daimler Chrysler Ag | Isolatorschicht für ein eine aktive Diamantschicht aufweisendes mikroelektronisches Bauteil |
US6063713A (en) * | 1997-11-10 | 2000-05-16 | Micron Technology, Inc. | Methods for forming silicon nitride layers on silicon-comprising substrates |
US6066525A (en) * | 1998-04-07 | 2000-05-23 | Lsi Logic Corporation | Method of forming DRAM capacitor by forming separate dielectric layers in a CMOS process |
US6512264B1 (en) * | 1999-08-13 | 2003-01-28 | Advanced Micro Devices, Inc. | Flash memory having pre-interpoly dielectric treatment layer and method of forming |
US6686298B1 (en) * | 2000-06-22 | 2004-02-03 | Micron Technology, Inc. | Methods of forming structures over semiconductor substrates, and methods of forming transistors associated with semiconductor substrates |
US6833329B1 (en) * | 2000-06-22 | 2004-12-21 | Micron Technology, Inc. | Methods of forming oxide regions over semiconductor substrates |
US6660657B1 (en) * | 2000-08-07 | 2003-12-09 | Micron Technology, Inc. | Methods of incorporating nitrogen into silicon-oxide-containing layers |
US6562684B1 (en) | 2000-08-30 | 2003-05-13 | Micron Technology, Inc. | Methods of forming dielectric materials |
TW531803B (en) * | 2000-08-31 | 2003-05-11 | Agere Syst Guardian Corp | Electronic circuit structure with improved dielectric properties |
US6548425B2 (en) * | 2001-05-10 | 2003-04-15 | Macronix International Co. Ltd. | Method for fabricating an ONO layer of an NROM |
US6872986B2 (en) * | 2001-07-04 | 2005-03-29 | Nichia Corporation | Nitride semiconductor device |
US6878585B2 (en) | 2001-08-29 | 2005-04-12 | Micron Technology, Inc. | Methods of forming capacitors |
US6723599B2 (en) * | 2001-12-03 | 2004-04-20 | Micron Technology, Inc. | Methods of forming capacitors and methods of forming capacitor dielectric layers |
US7872292B2 (en) * | 2006-02-21 | 2011-01-18 | United Microelectronics Corp. | Capacitance dielectric layer and capacitor |
JP2008277530A (ja) * | 2007-04-27 | 2008-11-13 | Renesas Technology Corp | 不揮発性半導体記憶装置 |
US11373971B2 (en) * | 2020-06-30 | 2022-06-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device structure and methods of forming the same |
CN115377229A (zh) * | 2022-09-16 | 2022-11-22 | 武汉敏芯半导体股份有限公司 | 一种二氧化硅钝化膜及其制作方法 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59138361A (ja) * | 1983-01-28 | 1984-08-08 | Hitachi Ltd | キヤパシタ |
JPS59228752A (ja) * | 1983-06-10 | 1984-12-22 | Nippon Denso Co Ltd | 半導体装置 |
JPS61145854A (ja) * | 1984-12-20 | 1986-07-03 | Fujitsu Ltd | 半導体装置 |
JPS62222512A (ja) * | 1986-03-20 | 1987-09-30 | キヤノン株式会社 | 誘電体材料 |
JPS63229742A (ja) * | 1987-03-19 | 1988-09-26 | Oki Electric Ind Co Ltd | 半導体装置の製造方法 |
JP2633571B2 (ja) * | 1987-07-30 | 1997-07-23 | 株式会社東芝 | 紫外線消去型不揮発性半導体装置 |
JPH088311B2 (ja) * | 1988-07-05 | 1996-01-29 | 株式会社東芝 | 紫外線消去型不揮発性半導体記憶装置 |
-
1989
- 1989-11-08 KR KR1019890016179A patent/KR920006736B1/ko not_active IP Right Cessation
-
1990
- 1990-02-28 DE DE4006701A patent/DE4006701C2/de not_active Expired - Fee Related
- 1990-02-28 GB GB9004462A patent/GB2237931B/en not_active Expired - Fee Related
- 1990-02-28 JP JP2046026A patent/JPH0748550B2/ja not_active Expired - Fee Related
- 1990-02-28 FR FR9002524A patent/FR2654259B1/fr not_active Expired - Fee Related
- 1990-06-15 IT IT02065690A patent/IT1248860B/it active IP Right Grant
- 1990-07-02 CN CN90103246A patent/CN1039559C/zh not_active Expired - Fee Related
-
1992
- 1992-07-06 US US07/908,998 patent/US5498890A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
IT9020656A0 (it) | 1990-06-15 |
GB2237931B (en) | 1993-07-14 |
IT9020656A1 (it) | 1991-12-15 |
JPH03159166A (ja) | 1991-07-09 |
FR2654259A1 (fr) | 1991-05-10 |
CN1051637A (zh) | 1991-05-22 |
JPH0748550B2 (ja) | 1995-05-24 |
US5498890A (en) | 1996-03-12 |
GB2237931A (en) | 1991-05-15 |
GB9004462D0 (en) | 1990-04-25 |
DE4006701A1 (de) | 1991-05-16 |
DE4006701C2 (de) | 1996-06-05 |
KR910010697A (ko) | 1991-06-29 |
KR920006736B1 (ko) | 1992-08-17 |
CN1039559C (zh) | 1998-08-19 |
IT1248860B (it) | 1995-01-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FR2654259B1 (fr) | Dispositif a semiconducteurs comportant une couche de nitrure et procede pour fabriquer un tel dispositif. | |
US10672720B2 (en) | Semiconductor device and method of producing semiconductor device | |
US6211543B1 (en) | Lead silicate based capacitor structures | |
CA2058513A1 (fr) | Transistor soi en couches minces et sa methode de fabrication | |
EP1986240A3 (fr) | Dispositif à semi-conducteurs et procédé de fabrication de dispositif à semi-conducteurs | |
TW200605158A (en) | Method for manufacturing semiconductor integrated circuit device | |
EP0810652A3 (fr) | Dispositif semi-conducteur et procédé de fabrication | |
EP0412701A3 (fr) | Transistor en couche mince et sa méthode de préparation | |
GB2358737A (en) | Methods for manufacturing a complimentary integrated circuit | |
US4996168A (en) | Method for manufacturing P type semiconductor device employing diffusion of boron glass | |
EP0301460A3 (fr) | Dispositif semi-conducteur non volatil effaçable par ultraviolets | |
EP0390509A3 (fr) | Elément semi-conducteur et procédé pour sa réalisation | |
EP0390219A3 (fr) | Dispositif à semi-conducteur et son procédé de fabrication | |
KR960002872A (ko) | Soi 기판 및 그 제조 방법 | |
GB2309584A (en) | Forming S.O.I. substrates | |
FR2379134A1 (fr) | Memoire a semi-conducteurs | |
US4319260A (en) | Multilevel interconnect system for high density silicon gate field effect transistors | |
EP0147247A3 (fr) | Procédé pour la fabrication d'une couche de suppression de protubérances dans un dispositif à double couche métallique et structure ainsi fabriquée | |
JPH0677500A (ja) | 半導体記憶装置 | |
AU3583784A (en) | Blooming-insensitive image sensor device and method of manufacturing same | |
FR2382767A1 (fr) | Procede de fabrication de dispositif semiconducteur | |
CN1127134C (zh) | 制造半导体存储器件的方法 | |
JPH03212969A (ja) | 強誘電体装置 | |
JPH02186684A (ja) | 固体記憶膜の形成法 | |
JPH10268298A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ST | Notification of lapse |
Effective date: 20091030 |