FI88549C - Prioritetsfoerdelningsanordning foer samarbetande datorer - Google Patents

Prioritetsfoerdelningsanordning foer samarbetande datorer Download PDF

Info

Publication number
FI88549C
FI88549C FI862682A FI862682A FI88549C FI 88549 C FI88549 C FI 88549C FI 862682 A FI862682 A FI 862682A FI 862682 A FI862682 A FI 862682A FI 88549 C FI88549 C FI 88549C
Authority
FI
Finland
Prior art keywords
bus
priority
signal
access
logic circuit
Prior art date
Application number
FI862682A
Other languages
English (en)
Swedish (sv)
Other versions
FI862682A (fi
FI862682A0 (fi
FI88549B (fi
Inventor
Lars-Oerjan Kling
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Publication of FI862682A publication Critical patent/FI862682A/fi
Publication of FI862682A0 publication Critical patent/FI862682A0/fi
Application granted granted Critical
Publication of FI88549B publication Critical patent/FI88549B/fi
Publication of FI88549C publication Critical patent/FI88549C/fi

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/366—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using a centralised polling arbiter
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/46—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using electromechanical counter-type accumulators

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Bus Control (AREA)
  • Multi Processors (AREA)
  • Hardware Redundancy (AREA)
  • Remote Monitoring And Control Of Power-Distribution Networks (AREA)
  • Supply And Distribution Of Alternating Current (AREA)
  • Transmitters (AREA)
  • Electronic Switches (AREA)
  • Steroid Compounds (AREA)
  • Peptides Or Proteins (AREA)
  • Curing Cements, Concrete, And Artificial Stone (AREA)
  • Medicines That Contain Protein Lipid Enzymes And Other Medicines (AREA)
  • Devices For Checking Fares Or Tickets At Control Points (AREA)
  • Saccharide Compounds (AREA)
FI862682A 1984-12-12 1986-06-24 Prioritetsfoerdelningsanordning foer samarbetande datorer FI88549C (fi)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
SE8406312A SE445861B (sv) 1984-12-12 1984-12-12 Prioritetsfordelningsanordning for datorer
SE8406312 1984-12-12
PCT/SE1985/000429 WO1986003606A1 (en) 1984-12-12 1985-11-01 Arrangement for apportioning priority among co-operating computers
SE8500429 1985-11-01

Publications (4)

Publication Number Publication Date
FI862682A FI862682A (fi) 1986-06-24
FI862682A0 FI862682A0 (fi) 1986-06-24
FI88549B FI88549B (fi) 1993-02-15
FI88549C true FI88549C (fi) 1993-05-25

Family

ID=20358135

Family Applications (1)

Application Number Title Priority Date Filing Date
FI862682A FI88549C (fi) 1984-12-12 1986-06-24 Prioritetsfoerdelningsanordning foer samarbetande datorer

Country Status (23)

Country Link
US (1) US4791563A (fi)
EP (1) EP0205472B1 (fi)
JP (1) JPH0630086B2 (fi)
KR (1) KR910003015B1 (fi)
AT (1) ATE45825T1 (fi)
BR (1) BR8507112A (fi)
CA (1) CA1241767A (fi)
DE (1) DE3572552D1 (fi)
DK (1) DK165077C (fi)
EG (1) EG17290A (fi)
ES (1) ES8702677A1 (fi)
FI (1) FI88549C (fi)
GR (1) GR852847B (fi)
IE (1) IE57050B1 (fi)
IT (1) IT1186409B (fi)
MA (1) MA20594A1 (fi)
MX (1) MX158467A (fi)
NO (1) NO170999C (fi)
NZ (1) NZ214010A (fi)
PT (1) PT81612B (fi)
SE (1) SE445861B (fi)
TR (1) TR22658A (fi)
WO (1) WO1986003606A1 (fi)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU595691B2 (en) * 1987-03-26 1990-04-05 Honeywell Bull Inc. Tandem priority resolver
JP2635639B2 (ja) * 1987-12-28 1997-07-30 株式会社東芝 データ処理装置
JP2635995B2 (ja) * 1988-05-18 1997-07-30 株式会社日立製作所 プロセッサを有するシステム
JPH0289149A (ja) * 1988-09-26 1990-03-29 Matsushita Electric Ind Co Ltd バス優先順位装置
EP0426413B1 (en) * 1989-11-03 1997-05-07 Compaq Computer Corporation Multiprocessor arbitration in single processor arbitration schemes
US5081578A (en) * 1989-11-03 1992-01-14 Ncr Corporation Arbitration apparatus for a parallel bus
EP0860780A3 (en) * 1990-03-02 1999-06-30 Fujitsu Limited Bus control system in a multi-processor system
US5414818A (en) * 1990-04-06 1995-05-09 Mti Technology Corporation Method and apparatus for controlling reselection of a bus by overriding a prioritization protocol
US5297277A (en) * 1990-08-31 1994-03-22 International Business Machines Corporation Apparatus for monitoring data transfers of an oemi channel interface
JPH06110825A (ja) * 1992-09-30 1994-04-22 Nec Corp 共通バス制御方式
US5519838A (en) * 1994-02-24 1996-05-21 Hewlett-Packard Company Fast pipelined distributed arbitration scheme
US5740383A (en) * 1995-12-22 1998-04-14 Cirrus Logic, Inc. Dynamic arbitration priority
US6374319B1 (en) 1999-06-22 2002-04-16 Philips Electronics North America Corporation Flag-controlled arbitration of requesting agents
FR2894696A1 (fr) 2005-12-14 2007-06-15 Thomson Licensing Sas Procede d'acces a un bus de transmission de donnees, dispositif et systeme correspondant

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5812611B2 (ja) * 1975-10-15 1983-03-09 株式会社東芝 デ−タテンソウセイギヨホウシキ
US4059851A (en) * 1976-07-12 1977-11-22 Ncr Corporation Priority network for devices coupled by a common bus
US4096571A (en) * 1976-09-08 1978-06-20 Codex Corporation System for resolving memory access conflicts among processors and minimizing processor waiting times for access to memory by comparing waiting times and breaking ties by an arbitrary priority ranking
US4096569A (en) * 1976-12-27 1978-06-20 Honeywell Information Systems Inc. Data processing system having distributed priority network with logic for deactivating information transfer requests
SE414087B (sv) * 1977-02-28 1980-07-07 Ellemtel Utvecklings Ab Anordning i ett datorsystem vid utsendning av signaler fran en processor till en eller flera andra processorer varvid prioriterade signaler sends direkt utan tidsfordrojning och oprioriterade signalers ordningsfoljd ...
US4121285A (en) * 1977-04-01 1978-10-17 Ultronic Systems Corporation Automatic alternator for priority circuit
US4257095A (en) * 1978-06-30 1981-03-17 Intel Corporation System bus arbitration, circuitry and methodology
IT1100916B (it) * 1978-11-06 1985-09-28 Honeywell Inf Systems Apparato per gestione di richieste di trasferimento dati in sistemi di elaborazione dati
US4271467A (en) * 1979-01-02 1981-06-02 Honeywell Information Systems Inc. I/O Priority resolver

Also Published As

Publication number Publication date
IE853053L (en) 1986-06-12
ES549805A0 (es) 1986-12-16
IT1186409B (it) 1987-11-26
DE3572552D1 (en) 1989-09-28
KR870700156A (ko) 1987-03-14
ES8702677A1 (es) 1986-12-16
SE8406312L (sv) 1986-06-13
TR22658A (tr) 1988-02-08
IT8523124A0 (it) 1985-12-06
WO1986003606A1 (en) 1986-06-19
KR910003015B1 (ko) 1991-05-15
IE57050B1 (en) 1992-04-08
NO170999B (no) 1992-09-28
DK381686A (da) 1986-08-11
SE8406312D0 (sv) 1984-12-12
US4791563A (en) 1988-12-13
ATE45825T1 (de) 1989-09-15
JPH0630086B2 (ja) 1994-04-20
FI862682A (fi) 1986-06-24
DK165077B (da) 1992-10-05
MA20594A1 (fr) 1986-07-01
MX158467A (es) 1989-02-03
DK381686D0 (da) 1986-08-11
EP0205472A1 (en) 1986-12-30
JPS62501039A (ja) 1987-04-23
NO862764L (no) 1986-07-08
SE445861B (sv) 1986-07-21
FI862682A0 (fi) 1986-06-24
EG17290A (en) 1989-06-30
NZ214010A (en) 1988-10-28
DK165077C (da) 1993-02-22
PT81612A (en) 1986-01-02
NO862764D0 (no) 1986-07-08
FI88549B (fi) 1993-02-15
BR8507112A (pt) 1987-03-31
GR852847B (fi) 1985-12-02
NO170999C (no) 1993-01-06
EP0205472B1 (en) 1989-08-23
CA1241767A (en) 1988-09-06
PT81612B (pt) 1987-09-30

Similar Documents

Publication Publication Date Title
FI88549C (fi) Prioritetsfoerdelningsanordning foer samarbetande datorer
Deuermeyer et al. Scheduling to maximize the minimum processor finish time in a multiprocessor system
US7124410B2 (en) Distributed allocation of system hardware resources for multiprocessor systems
US4158235A (en) Multi port time-shared associative buffer storage pool
US7526350B2 (en) Method and device to process digital media streams
US4245301A (en) Information processing system
GB2110442A (en) Multiprocessing interrupt arrangement
EP3644192B1 (en) Master chip, slave chip, and dma transfer system between chips
US4434466A (en) Apparatus for controlling the access of processors at a data line
JPS6133225B2 (fi)
US4089052A (en) Data processing system
US8254411B2 (en) Data processing system, method and interconnect fabric having a flow governor
ES8303741A1 (es) Perfeccionamientos en sistemas multiprocesadores de datos.
JPH04354038A (ja) アドレス変換レジスタ制御方式
US5983266A (en) Control method for message communication in network supporting software emulated modules and hardware implemented modules
AU580359B2 (en) Arrangement for apportioning priority among co-operating computers
US6041379A (en) Processor interface for a distributed memory addressing system
JPH03105546A (ja) 多重化共有メモリ制御方法、多重化共有メモリシステムおよび共有メモリ拡張方法
EP0067519B1 (en) Telecommunications system
US5842003A (en) Auxiliary message arbitrator for digital message transfer system in network of hardware modules
CA1152222A (en) Cached multiprocessor system with pipeline timing
KR940008484B1 (ko) 하이파이 버스를 채용한 다중처리기 시스템의 데이타 응답시간 최소화 방법
JP2687987B2 (ja) ダイレクトメモリアクセス制御方式
SE503506C2 (sv) System och förfarande för behandling av data samt kommunikationssystem med dylikt system
GB2099619A (en) Data processing arrangements

Legal Events

Date Code Title Description
BB Publication of examined application
MM Patent lapsed

Owner name: OY L M ERICSSON AB