FI66995C - Foerfarande och anordning foer att oeverfoera data mellanprocessorer i ett flerprocessorsystem - Google Patents

Foerfarande och anordning foer att oeverfoera data mellanprocessorer i ett flerprocessorsystem Download PDF

Info

Publication number
FI66995C
FI66995C FI801897A FI801897A FI66995C FI 66995 C FI66995 C FI 66995C FI 801897 A FI801897 A FI 801897A FI 801897 A FI801897 A FI 801897A FI 66995 C FI66995 C FI 66995C
Authority
FI
Finland
Prior art keywords
central processing
data
processors
processing units
bus
Prior art date
Application number
FI801897A
Other languages
English (en)
Finnish (fi)
Other versions
FI801897A (fi
FI66995B (fi
Inventor
Paavo Saeaeksjaervi
Original Assignee
Elevator Gmbh
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Elevator Gmbh filed Critical Elevator Gmbh
Priority to FI801897A priority Critical patent/FI66995C/fi
Priority to GB8117915A priority patent/GB2078407B/en
Priority to DE19813123382 priority patent/DE3123382C2/de
Priority to BE0/205088A priority patent/BE889211A/fr
Priority to FR8111671A priority patent/FR2484669B1/fr
Publication of FI801897A publication Critical patent/FI801897A/fi
Application granted granted Critical
Publication of FI66995B publication Critical patent/FI66995B/fi
Publication of FI66995C publication Critical patent/FI66995C/fi
Priority to HK5890A priority patent/HK5890A/xx

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Multi Processors (AREA)
FI801897A 1980-06-12 1980-06-12 Foerfarande och anordning foer att oeverfoera data mellanprocessorer i ett flerprocessorsystem FI66995C (fi)

Priority Applications (6)

Application Number Priority Date Filing Date Title
FI801897A FI66995C (fi) 1980-06-12 1980-06-12 Foerfarande och anordning foer att oeverfoera data mellanprocessorer i ett flerprocessorsystem
GB8117915A GB2078407B (en) 1980-06-12 1981-06-11 Procedure and apparatus for interprocessor data transfer in a multiprocessor system
DE19813123382 DE3123382C2 (de) 1980-06-12 1981-06-12 Verfahren und Einrichtung zum Übertragen von Daten in einem Mehrprozessorsystem
BE0/205088A BE889211A (fr) 1980-06-12 1981-06-12 Procede et appareil de transfert de donnees entre les processeurs d'un systeme a processeurs multiples
FR8111671A FR2484669B1 (fr) 1980-06-12 1981-06-12 Procede et appareil pour le transfert de donnees entre microprocesseurs dans un systeme multiprocesseur
HK5890A HK5890A (en) 1980-06-12 1990-01-25 Procedure and apparatus for inter processor data transfer in a multiprocessor system

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FI801897 1980-06-12
FI801897A FI66995C (fi) 1980-06-12 1980-06-12 Foerfarande och anordning foer att oeverfoera data mellanprocessorer i ett flerprocessorsystem

Publications (3)

Publication Number Publication Date
FI801897A FI801897A (fi) 1981-12-13
FI66995B FI66995B (fi) 1984-08-31
FI66995C true FI66995C (fi) 1984-12-10

Family

ID=8513563

Family Applications (1)

Application Number Title Priority Date Filing Date
FI801897A FI66995C (fi) 1980-06-12 1980-06-12 Foerfarande och anordning foer att oeverfoera data mellanprocessorer i ett flerprocessorsystem

Country Status (6)

Country Link
BE (1) BE889211A (xx)
DE (1) DE3123382C2 (xx)
FI (1) FI66995C (xx)
FR (1) FR2484669B1 (xx)
GB (1) GB2078407B (xx)
HK (1) HK5890A (xx)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0076494B1 (en) * 1981-10-07 1988-08-24 Hitachi, Ltd. Data transmission bus system for a plurality of processors
FR2549621B1 (fr) * 1983-07-19 1988-09-16 Telecommunications Sa Systeme multiprocesseur pour communication des processeurs entre eux
GB2175421B (en) * 1985-05-13 1989-11-29 Singer Link Miles Ltd Computing system
GB2203571B (en) * 1986-11-08 1990-07-25 Trident Trade And Management S Data bank update system
DE3714429A1 (de) * 1987-04-30 1988-11-17 Bergwerksverband Gmbh Multimikrocomputersystem fuer steueranlagen
GB2348974B (en) * 1999-04-09 2004-05-12 Pixelfusion Ltd Parallel data processing systems
US7526630B2 (en) 1999-04-09 2009-04-28 Clearspeed Technology, Plc Parallel data processing apparatus
US8169440B2 (en) 1999-04-09 2012-05-01 Rambus Inc. Parallel data processing apparatus
US8171263B2 (en) 1999-04-09 2012-05-01 Rambus Inc. Data processing apparatus comprising an array controller for separating an instruction stream processing instructions and data transfer instructions
US7802079B2 (en) 1999-04-09 2010-09-21 Clearspeed Technology Limited Parallel data processing apparatus
US8174530B2 (en) 1999-04-09 2012-05-08 Rambus Inc. Parallel date processing apparatus
US8762691B2 (en) 1999-04-09 2014-06-24 Rambus Inc. Memory access consolidation for SIMD processing elements using transaction identifiers
US7627736B2 (en) 1999-04-09 2009-12-01 Clearspeed Technology Plc Thread manager to control an array of processing elements
AU3829500A (en) 1999-04-09 2000-11-14 Clearspeed Technology Limited Parallel data processing apparatus
US7966475B2 (en) 1999-04-09 2011-06-21 Rambus Inc. Parallel data processing apparatus
US7506136B2 (en) 1999-04-09 2009-03-17 Clearspeed Technology Plc Parallel data processing apparatus

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3753234A (en) * 1972-02-25 1973-08-14 Reliance Electric Co Multicomputer system with simultaneous data interchange between computers
DE2546202A1 (de) * 1975-10-15 1977-04-28 Siemens Ag Rechnersystem aus mehreren miteinander verbundenen und zusammenwirkenden einzelrechnern und verfahren zum betrieb des rechnersystems
DE2641741C2 (de) * 1976-09-16 1986-01-16 Siemens AG, 1000 Berlin und 8000 München Rechenanlage aus mehreren miteinander über ein Sammelleitungssystem verbundenen und zusammenwirkenden Einzelrechnern und einem Steuerrechner

Also Published As

Publication number Publication date
HK5890A (en) 1990-02-02
DE3123382A1 (de) 1982-08-19
DE3123382C2 (de) 1995-04-06
FI801897A (fi) 1981-12-13
GB2078407B (en) 1984-11-14
BE889211A (fr) 1981-10-01
FR2484669A1 (fr) 1981-12-18
FR2484669B1 (fr) 1988-04-15
GB2078407A (en) 1982-01-06
FI66995B (fi) 1984-08-31

Similar Documents

Publication Publication Date Title
FI66995C (fi) Foerfarande och anordning foer att oeverfoera data mellanprocessorer i ett flerprocessorsystem
US4975833A (en) Multiprocessor system which only allows alternately accessing to shared memory upon receiving read and write request signals
US5386511A (en) Multiprocessor system and data transmission apparatus thereof
RU2454710C2 (ru) Коммуникационный модуль
US5222229A (en) Multiprocessor system having synchronization control mechanism
US4965793A (en) Method and apparatus for interfacing a system control unit for a multi-processor
US4562539A (en) Data processing system
KR100981461B1 (ko) 통신 칩 및 메시지 관리자에 의한 통신 칩의 메시지 메모리의 데이터에 대한 액세스 제어 방법
US6055597A (en) Bi-directional synchronizing buffer system
EP1276045A2 (en) Cluster system, computer and program
US4691280A (en) High performance multi-processor system
CN101002444A (zh) 用于分组交换控制的集成电路和方法
US6859844B2 (en) Electro-optically connected multiprocessor configuration including a ring structured shift-register
EP1132818B1 (en) Method and data processing system for access arbitration of a plurality of processors to a time multiplex shared memory in a real time system
US6029253A (en) Method for synchronizing data with a bi-directional buffer
JPH0232656B2 (xx)
JP2003271574A (ja) 共有メモリ型マルチプロセッサシステムにおけるデータ通信方法
US4539636A (en) Apparatus for inter-processor data transfer in a multi-processor system
KR100642158B1 (ko) 슬레이브 그룹 인터페이스 장치와, 슬레이브 그룹 인터페이스 장치를 통해 버스와 주변 장치를 인터페이스하는 방법 및 시스템
JPH0863440A (ja) 並列処理装置
JPH04120652A (ja) 並列処理装置
KR100233100B1 (ko) 시분할 액서스방식을 채용한 다중 프로세서의 데이타 통신장치
KR0166259B1 (ko) 개선된 데이타 전송장치
JPH06149749A (ja) 複数プロセッサ間におけるデータ転送方式
JP2002094576A (ja) シリアル通信制御装置

Legal Events

Date Code Title Description
MM Patent lapsed
MM Patent lapsed

Owner name: ELEVATOR GMBH.