ES407201A1 - Un metodo de fabricar un dispositivo semiconductor. - Google Patents
Un metodo de fabricar un dispositivo semiconductor.Info
- Publication number
- ES407201A1 ES407201A1 ES407201A ES407201A ES407201A1 ES 407201 A1 ES407201 A1 ES 407201A1 ES 407201 A ES407201 A ES 407201A ES 407201 A ES407201 A ES 407201A ES 407201 A1 ES407201 A1 ES 407201A1
- Authority
- ES
- Spain
- Prior art keywords
- semiconductor device
- mask
- manufacturing
- semiconductor
- selective oxidation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000004065 semiconductor Substances 0.000 title abstract 4
- 238000004519 manufacturing process Methods 0.000 title abstract 2
- 230000003647 oxidation Effects 0.000 abstract 3
- 238000007254 oxidation reaction Methods 0.000 abstract 3
- 238000005336 cracking Methods 0.000 abstract 1
- 230000001590 oxidative effect Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
- H01L23/291—Oxides or nitrides or carbides, e.g. ceramics, glass
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/02—Manufacture or treatment characterised by using material-based technologies
- H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
- H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/051—Etching
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/053—Field effect transistors fets
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/106—Masks, special
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/117—Oxidation, selective
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Chemical & Material Sciences (AREA)
- Manufacturing & Machinery (AREA)
- Inorganic Chemistry (AREA)
- Ceramic Engineering (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Local Oxidation Of Silicon (AREA)
- Weting (AREA)
- Element Separation (AREA)
- Drying Of Semiconductors (AREA)
- Formation Of Insulating Films (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NL7113561A NL7113561A (en, 2012) | 1971-10-02 | 1971-10-02 |
Publications (1)
Publication Number | Publication Date |
---|---|
ES407201A1 true ES407201A1 (es) | 1975-11-01 |
Family
ID=19814158
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES407201A Expired ES407201A1 (es) | 1971-10-02 | 1972-09-30 | Un metodo de fabricar un dispositivo semiconductor. |
Country Status (9)
Country | Link |
---|---|
US (1) | US3852104A (en, 2012) |
JP (1) | JPS5112991B2 (en, 2012) |
CH (1) | CH546008A (en, 2012) |
DE (1) | DE2248198A1 (en, 2012) |
ES (1) | ES407201A1 (en, 2012) |
FR (1) | FR2154778B1 (en, 2012) |
GB (1) | GB1400865A (en, 2012) |
IT (1) | IT975127B (en, 2012) |
NL (1) | NL7113561A (en, 2012) |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7038290B1 (en) | 1965-09-28 | 2006-05-02 | Li Chou H | Integrated circuit device |
US5696402A (en) * | 1965-09-28 | 1997-12-09 | Li; Chou H. | Integrated circuit device |
CA1001771A (en) * | 1973-01-15 | 1976-12-14 | Fairchild Camera And Instrument Corporation | Method of mos transistor manufacture and resulting structure |
IN140846B (en, 2012) * | 1973-08-06 | 1976-12-25 | Rca Corp | |
GB1437112A (en) * | 1973-09-07 | 1976-05-26 | Mullard Ltd | Semiconductor device manufacture |
JPS51114079A (en) * | 1975-03-31 | 1976-10-07 | Fujitsu Ltd | Construction of semiconductor memory device |
JPS5293278A (en) * | 1976-01-30 | 1977-08-05 | Matsushita Electronics Corp | Manufacture for mos type semiconductor intergrated circuit |
US4125427A (en) * | 1976-08-27 | 1978-11-14 | Ncr Corporation | Method of processing a semiconductor |
US4219925A (en) * | 1978-09-01 | 1980-09-02 | Teletype Corporation | Method of manufacturing a device in a silicon wafer |
NL7903158A (nl) * | 1979-04-23 | 1980-10-27 | Philips Nv | Werkwijze voor het vervaardigen van een veldeffekt- transistor met geisoleerde poortelektrode, en transistor vervaardigd door toepassing van een derge- lijke werkwijze. |
US4372033A (en) * | 1981-09-08 | 1983-02-08 | Ncr Corporation | Method of making coplanar MOS IC structures |
ATE45248T1 (de) * | 1984-12-13 | 1989-08-15 | Siemens Ag | Verfahren zum herstellen einer die aktiven bereiche einer hochintegrierten cmos-schaltung trennenden isolation. |
US5247197A (en) * | 1987-11-05 | 1993-09-21 | Fujitsu Limited | Dynamic random access memory device having improved contact hole structures |
US5656510A (en) | 1994-11-22 | 1997-08-12 | Lucent Technologies Inc. | Method for manufacturing gate oxide capacitors including wafer backside dielectric and implantation electron flood gun current control |
US20040144999A1 (en) * | 1995-06-07 | 2004-07-29 | Li Chou H. | Integrated circuit device |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3425879A (en) * | 1965-10-24 | 1969-02-04 | Texas Instruments Inc | Method of making shaped epitaxial deposits |
US3418227A (en) * | 1966-03-31 | 1968-12-24 | Texas Instruments Inc | Process for fabricating multiple layer circuit boards |
US3578515A (en) * | 1967-04-05 | 1971-05-11 | Texas Instruments Inc | Process for fabricating planar diodes in semi-insulating substrates |
GB1250917A (en, 2012) * | 1967-12-30 | 1971-10-27 | ||
NL170348C (nl) * | 1970-07-10 | 1982-10-18 | Philips Nv | Werkwijze voor het vervaardigen van een halfgeleiderinrichting, waarbij op een oppervlak van een halfgeleiderlichaam een tegen dotering en tegen thermische oxydatie maskerend masker wordt aangebracht, de door de vensters in het masker vrijgelaten delen van het oppervlak worden onderworpen aan een etsbehandeling voor het vormen van verdiepingen en het halfgeleiderlichaam met het masker wordt onderworpen aan een thermische oxydatiebehandeling voor het vormen van een oxydepatroon dat de verdiepingen althans ten dele opvult. |
US3699402A (en) * | 1970-07-27 | 1972-10-17 | Gen Electric | Hybrid circuit power module |
US3796612A (en) * | 1971-08-05 | 1974-03-12 | Scient Micro Syst Inc | Semiconductor isolation method utilizing anisotropic etching and differential thermal oxidation |
-
1971
- 1971-10-02 NL NL7113561A patent/NL7113561A/xx unknown
-
1972
- 1972-09-29 IT IT70082/72A patent/IT975127B/it active
- 1972-09-29 CH CH1424272A patent/CH546008A/xx not_active IP Right Cessation
- 1972-09-29 GB GB4510172A patent/GB1400865A/en not_active Expired
- 1972-09-30 ES ES407201A patent/ES407201A1/es not_active Expired
- 1972-10-02 US US00293782A patent/US3852104A/en not_active Expired - Lifetime
- 1972-10-02 JP JP47098077A patent/JPS5112991B2/ja not_active Expired
- 1972-10-02 FR FR7234816A patent/FR2154778B1/fr not_active Expired
- 1972-10-02 DE DE19722248198 patent/DE2248198A1/de active Pending
Also Published As
Publication number | Publication date |
---|---|
FR2154778A1 (en, 2012) | 1973-05-11 |
IT975127B (it) | 1974-07-20 |
NL7113561A (en, 2012) | 1973-04-04 |
CH546008A (en, 2012) | 1974-02-15 |
GB1400865A (en) | 1975-07-16 |
US3852104A (en) | 1974-12-03 |
FR2154778B1 (en, 2012) | 1977-08-26 |
JPS4844080A (en, 2012) | 1973-06-25 |
DE2248198A1 (de) | 1973-04-05 |
JPS5112991B2 (en, 2012) | 1976-04-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES407201A1 (es) | Un metodo de fabricar un dispositivo semiconductor. | |
ES393037A1 (es) | Un metodo de fabricar un dispositivo semiconductor. | |
AU463001B2 (en) | Method of manufacturing semiconductor devices in which silicon oxide regions inset in silicon are formed by a masking oxidation, and semiconductor devices manufactured in this manner | |
ES393038A1 (es) | Un metodo de fabricar un dispositivo semiconductor. | |
JPS5228281A (en) | Light emitting semiconductor device | |
NL181691C (nl) | Laagvormige magnetogramdrager, alsmede werkwijze ter vervaardiging ervan. | |
CA1020494A (en) | Method of manufacturing etched patterns | |
JPS5255475A (en) | Production of semiconductor device | |
JPS5236797A (en) | Manufacturing method of ferrite elementary unit junction | |
JPS51139263A (en) | Method of selective oxidation of silicon substrate | |
CA973975A (en) | Mesa semiconductor device formed by etch removal of material between two metal layers | |
JPS5383467A (en) | Production of semiconductor device | |
JPS51150986A (en) | Fabrication method of semiconductor device | |
JPS51146194A (en) | Diode device fabrication method | |
JPS51113478A (en) | The manufacturing method of semiconductor device | |
JPS5223281A (en) | Method of manufacturing semiconductor device | |
JPS5223273A (en) | Method of manufacturing semiconductor element | |
PL198972A1 (pl) | Sposob wytwarzania przyrzadu polprzewodnikowego,zwlaszcza tyrystora | |
JPS5258375A (en) | Production of low reflection metal mask | |
JPS51123068A (en) | Selective oxidation process of semiconductor | |
JPS5248469A (en) | Process for production of semiconductor device | |
JPS5220774A (en) | Manufacturing method of variable capacitance element | |
JPS524183A (en) | Manufacturing method of semiconductor devices | |
JPS51126078A (en) | Manufacturing method of semi-conductor equpment | |
JPS51141304A (en) | Method to manufacture a winding |