ES2075044T3 - Sistema microinformatico que contiene un subsistema de memoria transitoria que utiliza escrituras registradas. - Google Patents

Sistema microinformatico que contiene un subsistema de memoria transitoria que utiliza escrituras registradas.

Info

Publication number
ES2075044T3
ES2075044T3 ES89302135T ES89302135T ES2075044T3 ES 2075044 T3 ES2075044 T3 ES 2075044T3 ES 89302135 T ES89302135 T ES 89302135T ES 89302135 T ES89302135 T ES 89302135T ES 2075044 T3 ES2075044 T3 ES 2075044T3
Authority
ES
Spain
Prior art keywords
data
microprocessor
length
unit
writing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES89302135T
Other languages
English (en)
Spanish (es)
Inventor
Ralph Murray Begun
Patrick Maurice Bland
Mark Edward Dean
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of ES2075044T3 publication Critical patent/ES2075044T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0888—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using selective caching, e.g. bypass

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Microcomputers (AREA)
  • Pharmaceuticals Containing Other Organic And Inorganic Compounds (AREA)
  • Preparation Of Compounds By Using Micro-Organisms (AREA)
  • Hardware Redundancy (AREA)
  • Peptides Or Proteins (AREA)
  • Medicines Containing Material From Animals Or Micro-Organisms (AREA)
  • Information Transfer Systems (AREA)
  • Compositions Of Macromolecular Compounds (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Bus Control (AREA)
  • Mobile Radio Communication Systems (AREA)
ES89302135T 1988-05-26 1989-03-03 Sistema microinformatico que contiene un subsistema de memoria transitoria que utiliza escrituras registradas. Expired - Lifetime ES2075044T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US19889388A 1988-05-26 1988-05-26

Publications (1)

Publication Number Publication Date
ES2075044T3 true ES2075044T3 (es) 1995-10-01

Family

ID=22735311

Family Applications (1)

Application Number Title Priority Date Filing Date
ES89302135T Expired - Lifetime ES2075044T3 (es) 1988-05-26 1989-03-03 Sistema microinformatico que contiene un subsistema de memoria transitoria que utiliza escrituras registradas.

Country Status (24)

Country Link
EP (1) EP0343768B1 (https=)
JP (1) JPH0218640A (https=)
KR (1) KR930001585B1 (https=)
CN (1) CN1019153B (https=)
AT (1) ATE125051T1 (https=)
AU (1) AU611288B2 (https=)
BE (1) BE1002652A4 (https=)
BR (1) BR8902381A (https=)
CA (1) CA1314330C (https=)
DE (2) DE68923402T2 (https=)
DK (1) DK189789A (https=)
ES (1) ES2075044T3 (https=)
FI (1) FI891785A7 (https=)
FR (1) FR2632095A1 (https=)
GB (1) GB2219107A (https=)
HK (1) HK23796A (https=)
IT (1) IT1230190B (https=)
MX (1) MX171667B (https=)
MY (1) MY108557A (https=)
NL (1) NL8901255A (https=)
NO (1) NO174984C (https=)
NZ (1) NZ228784A (https=)
PT (1) PT90632B (https=)
SE (1) SE8901305L (https=)

Also Published As

Publication number Publication date
CN1040875A (zh) 1990-03-28
KR930001585B1 (ko) 1993-03-05
CA1314330C (en) 1993-03-09
IT8920625A0 (it) 1989-05-24
DE3909909C2 (https=) 1990-05-31
PT90632B (pt) 1995-12-29
AU3409889A (en) 1989-11-30
DK189789A (da) 1989-11-27
IT1230190B (it) 1991-10-18
MY108557A (en) 1996-10-31
JPH0218640A (ja) 1990-01-22
NO891582L (no) 1989-11-27
DE68923402T2 (de) 1996-03-07
SE8901305D0 (sv) 1989-04-11
MX171667B (es) 1993-11-10
BE1002652A4 (fr) 1991-04-23
FI891785A7 (fi) 1989-11-27
DK189789D0 (da) 1989-04-19
EP0343768B1 (en) 1995-07-12
AU611288B2 (en) 1991-06-06
NZ228784A (en) 1991-04-26
EP0343768A2 (en) 1989-11-29
EP0343768A3 (en) 1991-03-20
DE68923402D1 (de) 1995-08-17
GB8904918D0 (en) 1989-04-12
HK23796A (en) 1996-02-16
DE3909909A1 (de) 1989-11-30
NO174984B (no) 1994-05-02
GB2219107A (en) 1989-11-29
FI891785A0 (fi) 1989-04-14
CN1019153B (zh) 1992-11-18
KR890017614A (ko) 1989-12-16
NL8901255A (nl) 1989-12-18
NO891582D0 (no) 1989-04-18
NO174984C (no) 1994-08-10
ATE125051T1 (de) 1995-07-15
FR2632095A1 (fr) 1989-12-01
SE8901305L (sv) 1989-11-27
BR8902381A (pt) 1990-01-16
PT90632A (pt) 1989-11-30

Similar Documents

Publication Publication Date Title
EP0871178A3 (en) Integrated circuit having standby control for memory
MY104738A (en) Control of pipeland operation in a microcomputer system employing dynamic bus sizing with 80386 processor and 82385 cache controller.
DE69228980D1 (de) Integriertes Datenverarbeitungssystem mit CPU-Kern und unabhängigem parallelen, digitalen Signalprozessormodul
EP1988443A3 (en) Suspend induced by AC power disturbance
JPS56140452A (en) Memory protection system
ATE216098T1 (de) Mehrprozessorsystem brücke mit zugriffskontrollierung
US4244032A (en) Apparatus for programming a PROM by propagating data words from an address bus to the PROM data terminals
EP0537525A3 (en) Computer system with reset function performing system reset after a power failure
ES2075044T3 (es) Sistema microinformatico que contiene un subsistema de memoria transitoria que utiliza escrituras registradas.
KR960009245B1 (en) Multi-stage integrated decoder device
KR860009340A (ko) 메모리용량 확장회로
JPS648580A (en) Memory device for electronic equipment
ES2125227T3 (es) Sistema para proceso de señales que utiliza un dispositivo de memoria externo.
EP0546567A3 (en) Device management system in a computer system
KR960007265Y1 (ko) 엘리베이터의 층수신호 입력장치
JPS6462744A (en) System controller
JPS6465949A (en) Mac bridge control system
JPS551763A (en) Transmission control system in on-line system
KR900006855A (ko) 프로세스가 있는 보오드의 상태 추적장치
JPS6412349A (en) System for controlling buffer invalidation processor
JPS56137418A (en) Clock switching system for duplex data processor
KR930008577A (ko) 타이머 인터럽트의 영향을 받지 않는 슬립모드 회로
JPS54139436A (en) Error relief system for buffer control information
DK116996A (da) Fremgangsmåde og system til sikring af, at moduler, som forbindes til et elektronisk apparat, er af en bestemt type, samt m
ES2144660T3 (es) Sistema periferico.

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 343768

Country of ref document: ES