PT90632B - Sistema de microcomputador para a transferencia selectiva de ciclos de escrita utilizando o controlador de memorias temporarias 82385 - Google Patents

Sistema de microcomputador para a transferencia selectiva de ciclos de escrita utilizando o controlador de memorias temporarias 82385 Download PDF

Info

Publication number
PT90632B
PT90632B PT90632A PT9063289A PT90632B PT 90632 B PT90632 B PT 90632B PT 90632 A PT90632 A PT 90632A PT 9063289 A PT9063289 A PT 9063289A PT 90632 B PT90632 B PT 90632B
Authority
PT
Portugal
Prior art keywords
cpu
signal
line
data
bus
Prior art date
Application number
PT90632A
Other languages
English (en)
Portuguese (pt)
Other versions
PT90632A (pt
Inventor
Patrick Maurice Bland
Ralph M Begun
Mark E Dean
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of PT90632A publication Critical patent/PT90632A/pt
Publication of PT90632B publication Critical patent/PT90632B/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0888—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using selective caching, e.g. bypass

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Microcomputers (AREA)
  • Pharmaceuticals Containing Other Organic And Inorganic Compounds (AREA)
  • Preparation Of Compounds By Using Micro-Organisms (AREA)
  • Hardware Redundancy (AREA)
  • Peptides Or Proteins (AREA)
  • Medicines Containing Material From Animals Or Micro-Organisms (AREA)
  • Information Transfer Systems (AREA)
  • Compositions Of Macromolecular Compounds (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Bus Control (AREA)
  • Mobile Radio Communication Systems (AREA)
PT90632A 1988-05-26 1989-05-23 Sistema de microcomputador para a transferencia selectiva de ciclos de escrita utilizando o controlador de memorias temporarias 82385 PT90632B (pt)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US19889388A 1988-05-26 1988-05-26

Publications (2)

Publication Number Publication Date
PT90632A PT90632A (pt) 1989-11-30
PT90632B true PT90632B (pt) 1995-12-29

Family

ID=22735311

Family Applications (1)

Application Number Title Priority Date Filing Date
PT90632A PT90632B (pt) 1988-05-26 1989-05-23 Sistema de microcomputador para a transferencia selectiva de ciclos de escrita utilizando o controlador de memorias temporarias 82385

Country Status (24)

Country Link
EP (1) EP0343768B1 (https=)
JP (1) JPH0218640A (https=)
KR (1) KR930001585B1 (https=)
CN (1) CN1019153B (https=)
AT (1) ATE125051T1 (https=)
AU (1) AU611288B2 (https=)
BE (1) BE1002652A4 (https=)
BR (1) BR8902381A (https=)
CA (1) CA1314330C (https=)
DE (2) DE68923402T2 (https=)
DK (1) DK189789A (https=)
ES (1) ES2075044T3 (https=)
FI (1) FI891785A7 (https=)
FR (1) FR2632095A1 (https=)
GB (1) GB2219107A (https=)
HK (1) HK23796A (https=)
IT (1) IT1230190B (https=)
MX (1) MX171667B (https=)
MY (1) MY108557A (https=)
NL (1) NL8901255A (https=)
NO (1) NO174984C (https=)
NZ (1) NZ228784A (https=)
PT (1) PT90632B (https=)
SE (1) SE8901305L (https=)

Also Published As

Publication number Publication date
CN1040875A (zh) 1990-03-28
KR930001585B1 (ko) 1993-03-05
CA1314330C (en) 1993-03-09
IT8920625A0 (it) 1989-05-24
DE3909909C2 (https=) 1990-05-31
AU3409889A (en) 1989-11-30
DK189789A (da) 1989-11-27
IT1230190B (it) 1991-10-18
MY108557A (en) 1996-10-31
JPH0218640A (ja) 1990-01-22
NO891582L (no) 1989-11-27
DE68923402T2 (de) 1996-03-07
SE8901305D0 (sv) 1989-04-11
MX171667B (es) 1993-11-10
BE1002652A4 (fr) 1991-04-23
FI891785A7 (fi) 1989-11-27
DK189789D0 (da) 1989-04-19
EP0343768B1 (en) 1995-07-12
AU611288B2 (en) 1991-06-06
NZ228784A (en) 1991-04-26
EP0343768A2 (en) 1989-11-29
EP0343768A3 (en) 1991-03-20
DE68923402D1 (de) 1995-08-17
GB8904918D0 (en) 1989-04-12
HK23796A (en) 1996-02-16
ES2075044T3 (es) 1995-10-01
DE3909909A1 (de) 1989-11-30
NO174984B (no) 1994-05-02
GB2219107A (en) 1989-11-29
FI891785A0 (fi) 1989-04-14
CN1019153B (zh) 1992-11-18
KR890017614A (ko) 1989-12-16
NL8901255A (nl) 1989-12-18
NO891582D0 (no) 1989-04-18
NO174984C (no) 1994-08-10
ATE125051T1 (de) 1995-07-15
FR2632095A1 (fr) 1989-12-01
SE8901305L (sv) 1989-11-27
BR8902381A (pt) 1990-01-16
PT90632A (pt) 1989-11-30

Similar Documents

Publication Publication Date Title
US5045998A (en) Method and apparatus for selectively posting write cycles using the 82385 cache controller
US5327570A (en) Multiprocessor system having local write cache within each data processor node
US6125436A (en) Symmetric multiprocessing system with unified environment and distributed system functions wherein bus operations related storage spaces are mapped into a single system address space
US5249284A (en) Method and system for maintaining data coherency between main and cache memories
KR100868393B1 (ko) 비휘발성 메모리 제어기 및 휘발성 메모리에 액세스하는방법 및 시스템, 비휘발성 메모리 제어기 및 휘발성 메모리
US6170070B1 (en) Test method of cache memory of multiprocessor system
JPS6113618B2 (https=)
WO1994008296A1 (en) Double buffering operations between the memory bus and the expansion bus of a computer system
US5966728A (en) Computer system and method for snooping date writes to cacheable memory locations in an expansion memory device
US6381686B1 (en) Parallel processor comprising multiple sub-banks to which access requests are bypassed from a request queue when corresponding page faults are generated
US5341494A (en) Memory accessing system with an interface and memory selection unit utilizing write protect and strobe signals
WO1980001521A1 (en) Data processing system
KR20040030049A (ko) 읽기 및 쓰기 동작에 여러 다른 버스트 순서 어드레싱을가진 메모리 소자
US5327545A (en) Data processing apparatus for selectively posting write cycles using the 82385 cache controller
US5210847A (en) Noncacheable address random access memory
US6446169B1 (en) SRAM with tag and data arrays for private external microprocessor bus
US5901298A (en) Method for utilizing a single multiplex address bus between DRAM, SRAM and ROM
US5214777A (en) High speed read/modify/write memory system and method
PT90632B (pt) Sistema de microcomputador para a transferencia selectiva de ciclos de escrita utilizando o controlador de memorias temporarias 82385
AU602952B2 (en) Cache memory control system
EP0440445A2 (en) System memory initialization with presence detect encoding
EP0979454A1 (en) Method and apparatus for supporting multiple overlapping address spaces on a shared bus
US20070300014A1 (en) Debug port for on-die DRAM
EP0182501A2 (en) Memory mapping method and apparatus
KR100268178B1 (ko) 캐쉬 기능을 가지는 피시아이 장치

Legal Events

Date Code Title Description
FG3A Patent granted, date of granting

Effective date: 19950904

MM3A Annulment or lapse

Free format text: LAPSE DUE TO NON-PAYMENT OF FEES

Effective date: 19970331