ES2075044T3 - Sistema microinformatico que contiene un subsistema de memoria transitoria que utiliza escrituras registradas. - Google Patents
Sistema microinformatico que contiene un subsistema de memoria transitoria que utiliza escrituras registradas.Info
- Publication number
- ES2075044T3 ES2075044T3 ES89302135T ES89302135T ES2075044T3 ES 2075044 T3 ES2075044 T3 ES 2075044T3 ES 89302135 T ES89302135 T ES 89302135T ES 89302135 T ES89302135 T ES 89302135T ES 2075044 T3 ES2075044 T3 ES 2075044T3
- Authority
- ES
- Spain
- Prior art keywords
- data
- microprocessor
- length
- unit
- writing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000013475 authorization Methods 0.000 abstract 3
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0888—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using selective caching, e.g. bypass
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Microcomputers (AREA)
- Hardware Redundancy (AREA)
- Compositions Of Macromolecular Compounds (AREA)
- Peptides Or Proteins (AREA)
- Medicines Containing Material From Animals Or Micro-Organisms (AREA)
- Preparation Of Compounds By Using Micro-Organisms (AREA)
- Pharmaceuticals Containing Other Organic And Inorganic Compounds (AREA)
- Mobile Radio Communication Systems (AREA)
- Bus Control (AREA)
- Information Transfer Systems (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
UN SISTEMA DE MICROCOMPUTADOR INCLUYE UN MICROPROCESADOR, UNA MEMORIA OCUAL, Y UN CONTROLADOR OCULTO, TODOS ELLOS ACOPLADOS A UN BUS LOCAL. EL BUS LOCAL ESTA ACOPLADO A UN BUS DE SISTEMA, QUE CONECTA LOS RESTANTES COMPONENTES DEL SISTEMA A TRAVES DE UNOS ELEMENTOS DE ENGANCHE. CUANDO ESCRIBE DATOS, EL MICROCOMPUTADOR PUEDE REALIZAR UNA ESCRITURA TRANSFERIDA A UNA UNIDAD DEL BUS DEL SISTEMA ESCRIBIENDO LOS DATOS DENTRO DE LOS ELEMENTOS DE ENGANCHE Y ENTONCES, TRAS RECIBIR UNA SEÑAL DE AUTORIZACION POR PARTE DEL CONTROLADOR OCULTO, CONITUA SUS OPERACIONES SIN TENER QUE ESPERAR A QUE LOS DATOS PASEN A SU DESTINO. EL PROBLEMA SURGE SI LOS DATOS SON TRANSFERIDOS A UNA UNIDAD CON UNA LONGITUD DE DATOS MENOR QUE LA DEL MICROPROCESADOR. EN ESTE CASO, LOS DATOS DEBEN SER ENVIADOS EN CICLOS MULTIPLES, PERO LA SEÑAL DE LECTURA ES GENERADA ANTES DE QUE LA LONGITUD DE DATOS DE LA UNIDAD SEA CONOCIDA Y ENTONCES EL MICROPROCESADOR CONTINUA SUS OPERACIONES Y NO PUEDE, DE ESTE MODO, TRANSMITIR LOS DATOS CORRECTAMENTE. PARA SOLVENTAR ESTE PROBLE, SE AÑADE UNA UNIDAD LOGICA PARA CONTROLAR LA SEÑAL DE AUTORIZACION Y LA SALIDA DE UN DECODIFICADOR QUE DETECTA DIRECCIONES NO ESCAMOTEABLES (QUE TIENEN LONGITUD DE DATOS DIFERENTES A LA LONGITUD DE DATOS DEL MICROPROCESADOR). SI SE DETECTA UNA DIRECCION NO ESCAMOTEABLE, LA SEÑAL DE LECTURA DEL CONTROLADOR OCULTO A TRAVES DE LA UNIDAD LOGICA NO SE ENVIA AL MICROPROCESADOR, QUE AHORA ESPERA A CONTINUAR SU PROCESAMIENTO MAS ALLA DE LA ESCRITURA HASTA QUE RECIBA UNA SEÑAL DE AUTORIZACION DE LA UNIDAD DIRECCIONADA DEL BUS DEL SISTEMA.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US19889388A | 1988-05-26 | 1988-05-26 |
Publications (1)
Publication Number | Publication Date |
---|---|
ES2075044T3 true ES2075044T3 (es) | 1995-10-01 |
Family
ID=22735311
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES89302135T Expired - Lifetime ES2075044T3 (es) | 1988-05-26 | 1989-03-03 | Sistema microinformatico que contiene un subsistema de memoria transitoria que utiliza escrituras registradas. |
Country Status (24)
Country | Link |
---|---|
EP (1) | EP0343768B1 (es) |
JP (1) | JPH0218640A (es) |
KR (1) | KR930001585B1 (es) |
CN (1) | CN1019153B (es) |
AT (1) | ATE125051T1 (es) |
AU (1) | AU611288B2 (es) |
BE (1) | BE1002652A4 (es) |
BR (1) | BR8902381A (es) |
CA (1) | CA1314330C (es) |
DE (2) | DE68923402T2 (es) |
DK (1) | DK189789A (es) |
ES (1) | ES2075044T3 (es) |
FI (1) | FI891785A (es) |
FR (1) | FR2632095A1 (es) |
GB (1) | GB2219107A (es) |
HK (1) | HK23796A (es) |
IT (1) | IT1230190B (es) |
MX (1) | MX171667B (es) |
MY (1) | MY108557A (es) |
NL (1) | NL8901255A (es) |
NO (1) | NO174984C (es) |
NZ (1) | NZ228784A (es) |
PT (1) | PT90632B (es) |
SE (1) | SE8901305L (es) |
-
1989
- 1989-03-03 DE DE68923402T patent/DE68923402T2/de not_active Expired - Fee Related
- 1989-03-03 GB GB8904918A patent/GB2219107A/en not_active Withdrawn
- 1989-03-03 EP EP89302135A patent/EP0343768B1/en not_active Expired - Lifetime
- 1989-03-03 ES ES89302135T patent/ES2075044T3/es not_active Expired - Lifetime
- 1989-03-03 AT AT89302135T patent/ATE125051T1/de not_active IP Right Cessation
- 1989-03-25 DE DE3909909A patent/DE3909909A1/de active Granted
- 1989-04-11 SE SE8901305A patent/SE8901305L/ not_active Application Discontinuation
- 1989-04-11 FR FR8905076A patent/FR2632095A1/fr active Pending
- 1989-04-14 FI FI891785A patent/FI891785A/fi not_active Application Discontinuation
- 1989-04-18 NZ NZ228784A patent/NZ228784A/en unknown
- 1989-04-18 NO NO891582A patent/NO174984C/no unknown
- 1989-04-19 DK DK189789A patent/DK189789A/da not_active Application Discontinuation
- 1989-04-20 BE BE8900438A patent/BE1002652A4/fr not_active IP Right Cessation
- 1989-04-25 CN CN89102629A patent/CN1019153B/zh not_active Expired
- 1989-04-26 KR KR1019890005469A patent/KR930001585B1/ko not_active IP Right Cessation
- 1989-04-26 CA CA000597891A patent/CA1314330C/en not_active Expired - Fee Related
- 1989-04-26 MY MYPI89000550A patent/MY108557A/en unknown
- 1989-05-05 AU AU34098/89A patent/AU611288B2/en not_active Ceased
- 1989-05-12 JP JP1117621A patent/JPH0218640A/ja active Pending
- 1989-05-19 NL NL8901255A patent/NL8901255A/nl not_active Application Discontinuation
- 1989-05-23 PT PT90632A patent/PT90632B/pt not_active IP Right Cessation
- 1989-05-24 BR BR898902381A patent/BR8902381A/pt unknown
- 1989-05-24 IT IT8920625A patent/IT1230190B/it active
- 1989-05-26 MX MX016202A patent/MX171667B/es unknown
-
1996
- 1996-02-08 HK HK23796A patent/HK23796A/xx not_active IP Right Cessation
Also Published As
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69228980T2 (de) | Integriertes Datenverarbeitungssystem mit CPU-Kern und unabhängigem parallelen, digitalen Signalprozessormodul | |
EP1988443A3 (en) | Suspend induced by AC power disturbance | |
ATE101292T1 (de) | Zeitsteuerung fuer doppelanschluss. | |
ES2075044T3 (es) | Sistema microinformatico que contiene un subsistema de memoria transitoria que utiliza escrituras registradas. | |
EP0537525A3 (en) | Computer system with reset function performing system reset after a power failure | |
KR960009245B1 (en) | Multi-stage integrated decoder device | |
GB2203318B (en) | Data processing apparatus with memory control function based on cpu state detection | |
ES2125227T3 (es) | Sistema para proceso de señales que utiliza un dispositivo de memoria externo. | |
EP0546567A3 (en) | Device management system in a computer system | |
TW328602B (en) | Camera system and semiconductor memory circuit for image thereof | |
BR9405258A (pt) | Sistema de computador com memória rápida de armazenamento dirigido dotada de interface satélite direta | |
JPS6462744A (en) | System controller | |
JPS6465949A (en) | Mac bridge control system | |
JPS551763A (en) | Transmission control system in on-line system | |
KR900006855A (ko) | 프로세스가 있는 보오드의 상태 추적장치 | |
JPS6412349A (en) | System for controlling buffer invalidation processor | |
JPS56137418A (en) | Clock switching system for duplex data processor | |
JPS6448164A (en) | Processing end interrupt control system | |
JPS57127257A (en) | System for detecting runaway of program | |
JPS6470848A (en) | Picture display control system | |
DK116996A (da) | Fremgangsmåde og system til sikring af, at moduler, som forbindes til et elektronisk apparat, er af en bestemt type, samt m | |
JPS57196363A (en) | Automatic switching device of single chip microcomputer mode | |
JPS6448156A (en) | Bus abnormality check system | |
TW258805B (en) | Instructions sorter of multi-processor computing system | |
JPS6482164A (en) | Communication system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FG2A | Definitive protection |
Ref document number: 343768 Country of ref document: ES |