JPS6482164A - Communication system - Google Patents
Communication systemInfo
- Publication number
- JPS6482164A JPS6482164A JP24012987A JP24012987A JPS6482164A JP S6482164 A JPS6482164 A JP S6482164A JP 24012987 A JP24012987 A JP 24012987A JP 24012987 A JP24012987 A JP 24012987A JP S6482164 A JPS6482164 A JP S6482164A
- Authority
- JP
- Japan
- Prior art keywords
- cpu
- data
- communication
- constitution
- hard disk
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Multi Processors (AREA)
Abstract
PURPOSE:To omit a memory error for inter-CPU communication just with the addition of a simple circuit by securing such a constitution where a CPU transfers the reception data to a hard disk via a hard disk controller to store it there and then sends the reception data to a window memory to decode it. CONSTITUTION:A means 6 is used to decode the address data received from a microprocessor 1 and a hard disk 14 can receive an access from a bus set between microprocessors CPU 1. When the communication is carried out between both CPUs 1, the CPU 1 of the transmission side writes data into the disk 14 of the CPU 1 of the reception side. When this data writing job is through, the CPU 1 of the reception side processes the data on the disk 14. In such a way, the system constitution is simplified and the communication is performed without using a buffer memory.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP24012987A JPS6482164A (en) | 1987-09-24 | 1987-09-24 | Communication system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP24012987A JPS6482164A (en) | 1987-09-24 | 1987-09-24 | Communication system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6482164A true JPS6482164A (en) | 1989-03-28 |
Family
ID=17054929
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP24012987A Pending JPS6482164A (en) | 1987-09-24 | 1987-09-24 | Communication system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6482164A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2009119886A1 (en) * | 2008-03-26 | 2009-10-01 | セイコーエプソン株式会社 | Liquid storing body |
-
1987
- 1987-09-24 JP JP24012987A patent/JPS6482164A/en active Pending
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2009119886A1 (en) * | 2008-03-26 | 2009-10-01 | セイコーエプソン株式会社 | Liquid storing body |
JP2009255550A (en) * | 2008-03-26 | 2009-11-05 | Seiko Epson Corp | Liquid storing body |
CN102741053A (en) * | 2008-03-26 | 2012-10-17 | 精工爱普生株式会社 | Liquid storing body |
US8335978B2 (en) | 2008-03-26 | 2012-12-18 | Seiko Epson Corporation | Liquid container |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0927938A4 (en) | Data transfer method and device | |
EP0349123A3 (en) | Multi-processor computer systems having shared memory and private cache memories | |
JPS56159725A (en) | Module type data processor | |
MY104738A (en) | Control of pipeland operation in a microcomputer system employing dynamic bus sizing with 80386 processor and 82385 cache controller. | |
GR3023419T3 (en) | Buffer memory subsystem for peripheral controllers and method | |
ES8603095A1 (en) | Internal bus system for a primitive instruction set machine. | |
MY115097A (en) | Computer system providing a universal architecture adaptive to a variety of processor types and bus protocols | |
TW329000B (en) | General purpose computer system and method of providing modem communication the invention relates to a general purpose computer system implementing a standard modem without the use of a microcontroller. | |
EP0343343A3 (en) | Lock circuit for extended buffer memory | |
JPS6482164A (en) | Communication system | |
WO2004003757A3 (en) | Direct transaction mode for peripheral devices | |
EP0344999A3 (en) | Data transmission system | |
JPS57114966A (en) | Computer system | |
EP0382342A3 (en) | Computer system dma transfer | |
JPS54140439A (en) | Composite computer device | |
JPS5491156A (en) | Data processing system | |
JPS5373933A (en) | Data exchange control system | |
JPS6457354A (en) | Method and apparatus for data transfer hand shake pipeline | |
EP0363087A3 (en) | Status transfer within a data processing system | |
JPS6467652A (en) | Cache memory eliminating data discordance | |
JPS647143A (en) | Write back system for cache system | |
JPS54115038A (en) | Data processing system | |
JPS644854A (en) | Data processor | |
JPS5380144A (en) | Data transmission control system | |
JPS6482157A (en) | Packet exchange communication controller |