ES2005370A6 - Un metodo y un aparato para ejecutar dos secuencias de instrucciones en un orden determinado anticipadamente. - Google Patents
Un metodo y un aparato para ejecutar dos secuencias de instrucciones en un orden determinado anticipadamente.Info
- Publication number
- ES2005370A6 ES2005370A6 ES8702813A ES8702813A ES2005370A6 ES 2005370 A6 ES2005370 A6 ES 2005370A6 ES 8702813 A ES8702813 A ES 8702813A ES 8702813 A ES8702813 A ES 8702813A ES 2005370 A6 ES2005370 A6 ES 2005370A6
- Authority
- ES
- Spain
- Prior art keywords
- sequence
- write
- stored
- read
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
- G06F9/3889—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by multiple instructions, e.g. MIMD, decoupled access or execute
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3824—Operand accessing
- G06F9/3834—Maintaining memory consistency
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
- Multi Processors (AREA)
- Programmable Controllers (AREA)
- Small-Scale Networks (AREA)
- Communication Control (AREA)
- Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
Abstract
UN SISTEMA DE TRATAMIENTO DE DATOS EJECUTA DOS SECUENCIAS DE INSTRUCCIONES EN UN ORDEN PREVIAMENTE DETERMINADO. LAS EJECUCIONES INCLUYEN LA SELECCION DE INSTRUCCIONES DE LECTURA/INSCRIPCION QUE CONTIENE DIRECCIONES (4) DE LECTURA/INSCRIPCION. CON LA AYUDA DE LAS INSTRUCCIONES, SE ACTIVA UNA MEMORIA PRINCIPAL (1) COMUN A AMBAS SECUENCIA PARA LA LECTURA E INSCRIPCION DE INFORMACION DE DATOS. DURANTE LA EJECUCION DE LA SECUENCIA QUE ESTA EN SEGUNDO LUGAR DEBIDO AL ORDEN ESTABLECIDO, SE UTILIZA INFORMACION DE DATOS DE LA QUE NO EXISTE GARANTIA ANTICIPADAMENTE DE QUE SEA INDEPENDIENTE DE LA INFORMACION DE DATOS OBTENIDA DURANTE LA EJECUCION DE LA SECUENCIA QUE OCUPA EL PRIMER LUGAR DEBIDO AL ORDEN ESTABLECIDO. SE CONSIGUE UNA CAPACIDAD DE TRATAMIENTO DE DATOS AUMENTADA DEL MODO SIGUIENTE: AMBAS SECUENCIAS (5) SE EJECUTAN EN PARALELO PARA COMENZAR EL PROCESO. DURANTE LA EJECUCION DE LA PRIMERA SECUENCIA, SEEVITA QUE LA MEMORIA PRINCIPAL SE ACTIVE PARA INSCRIPCION DEBIDO A LAS INSTRUCCIONES DE INSCRIPCION (37, 39, 41) DE LA SEGUNDA SECUENCIA. SE ALMACENAN TRANSITORIAMENTE UNA DIRECCION DE INSCRIPCION E INFORMACION DE DATOS INCLUIDA EN UNA INSTRUCCION DE INSCRIPCION (49, 50) ASOCIADA CON LA SEGUNDA SECUENCIA. LA DIRECCION DE INSCRIPCION ALMACENADA TRANSITORIAMENTE SE COMPARA CON LAS DIRECCIONES DE LECTURA (68, 70, 73) DE LA SEGUNDA SECUENCIA, Y SE IMPIDE LA LECTURA DE INFORMACION DE DATOS DE LA MEMORIA PRINCIPAL AL PRODUCIRSE COINCIDENCIA O IGUALDAD DE DIRECCIONES, SIENDO LEIDA EN VEZ DE ELLO INFORMACION DE DATOS ALMACENADOS TRANSITORIAMENTE (37, 38, 39, 41, 44).
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE8604223A SE454921B (sv) | 1986-10-03 | 1986-10-03 | Sett och anordning for att i en pa forhand avgjord ordningsfoljd exekvera tva instuktionssekvenser |
Publications (1)
Publication Number | Publication Date |
---|---|
ES2005370A6 true ES2005370A6 (es) | 1989-03-01 |
Family
ID=20365824
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES8702813A Expired ES2005370A6 (es) | 1986-10-03 | 1987-10-02 | Un metodo y un aparato para ejecutar dos secuencias de instrucciones en un orden determinado anticipadamente. |
Country Status (20)
Country | Link |
---|---|
US (1) | US4956770A (es) |
EP (1) | EP0285634B1 (es) |
JP (1) | JPH01500935A (es) |
KR (1) | KR920006769B1 (es) |
CN (2) | CN87106625A (es) |
AU (1) | AU596234B2 (es) |
BR (1) | BR8707473A (es) |
CA (1) | CA1289670C (es) |
DE (1) | DE3777632D1 (es) |
DK (1) | DK168135B1 (es) |
ES (1) | ES2005370A6 (es) |
FI (1) | FI93907C (es) |
GR (1) | GR871511B (es) |
IE (2) | IE61306B1 (es) |
MA (1) | MA21073A1 (es) |
MX (1) | MX159991A (es) |
PT (1) | PT85811B (es) |
SE (1) | SE454921B (es) |
TN (1) | TNSN87108A1 (es) |
WO (1) | WO1988002513A1 (es) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5075844A (en) * | 1989-05-24 | 1991-12-24 | Tandem Computers Incorporated | Paired instruction processor precise exception handling mechanism |
US5163139A (en) * | 1990-08-29 | 1992-11-10 | Hitachi America, Ltd. | Instruction preprocessor for conditionally combining short memory instructions into virtual long instructions |
US5420990A (en) * | 1993-06-17 | 1995-05-30 | Digital Equipment Corporation | Mechanism for enforcing the correct order of instruction execution |
JPH07334372A (ja) * | 1993-12-24 | 1995-12-22 | Seiko Epson Corp | エミュレートシステム及びエミュレート方法 |
SE9901146D0 (sv) | 1998-11-16 | 1999-03-29 | Ericsson Telefon Ab L M | A processing system and method |
SE9901145D0 (sv) | 1998-11-16 | 1999-03-29 | Ericsson Telefon Ab L M | A processing system and method |
US8738822B2 (en) * | 2005-05-03 | 2014-05-27 | Flexera Software Llc | System and method for controlling operation of a component on a computer system |
JP5350677B2 (ja) * | 2008-05-19 | 2013-11-27 | 株式会社東芝 | バス信号制御回路、及び、バス信号制御回路を備えた信号処理回路 |
JP2021015384A (ja) * | 2019-07-10 | 2021-02-12 | 富士通株式会社 | 情報処理回路、情報処理装置、情報処理方法及び情報処理プログラム |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1218656A (en) * | 1968-03-27 | 1971-01-06 | Int Computers Ltd | Improvements in or relating to computer system |
US3787673A (en) * | 1972-04-28 | 1974-01-22 | Texas Instruments Inc | Pipelined high speed arithmetic unit |
GB1441458A (en) * | 1972-06-28 | 1976-06-30 | Texas Instruments Inc | Stored programme data processing for parallel processing of programme segment |
IT991096B (it) * | 1973-07-10 | 1975-07-30 | Honeywell Inf Systems | Calcolatore elettronico con reti funzionali indipendenti per l esecuzione simultanea di opera zioni diverse sugli stessi dati |
SE378690B (es) * | 1973-12-13 | 1975-09-08 | Ellemtel Utvecklings Ab | |
SE387763B (sv) * | 1975-10-23 | 1976-09-13 | Ellemtel Utvecklings Ab | Anordning vid ett datorminne for att mojliggora en successiv forflyttning under drift av ett ledigt minnesfelt |
JPS57162165A (en) * | 1981-03-30 | 1982-10-05 | Fanuc Ltd | Re-editing system for storage area |
US4466061A (en) * | 1982-06-08 | 1984-08-14 | Burroughs Corporation | Concurrent processing elements for using dependency free code |
JPS5932045A (ja) * | 1982-08-16 | 1984-02-21 | Hitachi Ltd | 情報処理装置 |
JPS60146350A (ja) * | 1984-01-11 | 1985-08-02 | Hitachi Ltd | 通信制御装置 |
US4720779A (en) * | 1984-06-28 | 1988-01-19 | Burroughs Corporation | Stored logic program scanner for a data processor having internal plural data and instruction streams |
SE454920B (sv) * | 1986-10-03 | 1988-06-06 | Ellemtel Utvecklings Ab | Sett och anordning for att i en pa forhand avgjord ordningsfoljd exekvera tva instruktionssekvenser medelst separatminnen |
-
1986
- 1986-10-03 SE SE8604223A patent/SE454921B/sv not_active IP Right Cessation
-
1987
- 1987-09-16 IE IE250587A patent/IE61306B1/en not_active IP Right Cessation
- 1987-09-16 IE IE250687A patent/IE61307B1/en not_active IP Right Cessation
- 1987-09-22 MX MX8438A patent/MX159991A/es unknown
- 1987-09-28 WO PCT/SE1987/000437 patent/WO1988002513A1/en active IP Right Grant
- 1987-09-28 BR BR8707473A patent/BR8707473A/pt not_active IP Right Cessation
- 1987-09-28 JP JP62506081A patent/JPH01500935A/ja active Pending
- 1987-09-28 EP EP87906632A patent/EP0285634B1/en not_active Expired - Lifetime
- 1987-09-28 PT PT85811A patent/PT85811B/pt not_active IP Right Cessation
- 1987-09-28 AU AU80365/87A patent/AU596234B2/en not_active Ceased
- 1987-09-28 KR KR1019880700625A patent/KR920006769B1/ko not_active IP Right Cessation
- 1987-09-28 DE DE8787906632T patent/DE3777632D1/de not_active Expired - Lifetime
- 1987-09-28 US US07/197,410 patent/US4956770A/en not_active Expired - Lifetime
- 1987-09-30 CN CN198787106625A patent/CN87106625A/zh active Pending
- 1987-09-30 GR GR871511A patent/GR871511B/el unknown
- 1987-09-30 TN TNTNSN87108A patent/TNSN87108A1/fr unknown
- 1987-10-01 CA CA000548361A patent/CA1289670C/en not_active Expired - Lifetime
- 1987-10-01 MA MA21314A patent/MA21073A1/fr unknown
- 1987-10-02 ES ES8702813A patent/ES2005370A6/es not_active Expired
- 1987-10-03 CN CN198787106765A patent/CN87106765A/zh active Pending
-
1988
- 1988-05-25 FI FI882468A patent/FI93907C/sv not_active IP Right Cessation
- 1988-06-02 DK DK300788A patent/DK168135B1/da not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
MX159991A (es) | 1989-10-23 |
DK168135B1 (da) | 1994-02-14 |
GR871511B (en) | 1987-10-01 |
FI882468A (fi) | 1988-05-25 |
KR880701913A (ko) | 1988-11-07 |
MA21073A1 (fr) | 1988-07-01 |
FI93907B (sv) | 1995-02-28 |
CN87106765A (zh) | 1988-04-20 |
IE61307B1 (en) | 1994-10-19 |
SE454921B (sv) | 1988-06-06 |
PT85811A (pt) | 1988-11-30 |
AU596234B2 (en) | 1990-04-26 |
FI882468A0 (fi) | 1988-05-25 |
BR8707473A (pt) | 1988-09-13 |
IE872505L (en) | 1988-04-03 |
IE61306B1 (en) | 1994-10-19 |
CN87106625A (zh) | 1988-04-13 |
WO1988002513A1 (en) | 1988-04-07 |
DK300788D0 (da) | 1988-06-02 |
KR920006769B1 (ko) | 1992-08-17 |
FI93907C (sv) | 1995-06-12 |
EP0285634B1 (en) | 1992-03-18 |
SE8604223L (sv) | 1988-04-04 |
EP0285634A1 (en) | 1988-10-12 |
JPH01500935A (ja) | 1989-03-30 |
TNSN87108A1 (fr) | 1990-01-01 |
DK300788A (da) | 1988-06-02 |
DE3777632D1 (de) | 1992-04-23 |
US4956770A (en) | 1990-09-11 |
AU8036587A (en) | 1988-04-21 |
SE8604223D0 (sv) | 1986-10-03 |
CA1289670C (en) | 1991-09-24 |
IE872506L (en) | 1988-04-03 |
PT85811B (pt) | 1993-08-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES8303743A1 (es) | Sistema de proceso de datos para el proceso en paralelo. | |
ES8702011A1 (es) | Sistema de control de traslacion de direcciones | |
WO1987004823A1 (en) | Apparatus and method for providing a cache memory unit with a write operation utilizing two system clock cycles | |
ES8602285A1 (es) | Una instalacion de almacenamiento intermedio en un aparato de tratamiento de datos | |
ES2005370A6 (es) | Un metodo y un aparato para ejecutar dos secuencias de instrucciones en un orden determinado anticipadamente. | |
EP0377436A3 (en) | Apparatus and method for increased operand availability in a data processing unit with a store through cache memory unit strategy | |
ES2005371A6 (es) | Metodo y aparato para ejecutar dos secuencias de instrucciones en un orden predeterminado. | |
EP0141245A3 (en) | Method for the operation of a couple of memory blocks normally working in parallel | |
KR900000480B1 (en) | Buffer memory control method into data processing apparatus | |
EP0201848A3 (en) | Information processing system with enhanced instruction execution and support control | |
JPS5712470A (en) | Information processor having buffer memory | |
ATE132986T1 (de) | Verfahren zur fehlersicherung in speichersystemen von datenverarbeitungsanlagen, insbesondere fernsprechvermittlungsanlagen | |
JPS57189398A (en) | Control system for memory system | |
JPS5693156A (en) | Floppy disk magazine driving device | |
JPS57187727A (en) | Control system for channel buffer memory | |
JPS5487036A (en) | Take-in-advance system of order for data processor of microprogram control system | |
JPS57212606A (en) | Magnetic card recording system | |
JPH02146631A (ja) | レジスタ復帰退避方式 | |
JPS6410361A (en) | Information processor | |
JPS5743222A (en) | Input and output processing system | |
JPS60196858A (ja) | ラベル付デ−タの入力処理装置 | |
EP0358224A3 (en) | Semiconductor disk device useful in transaction processing system | |
JPS55146551A (en) | Information processing unit | |
JPS6488641A (en) | Information processor | |
JPS5712469A (en) | Buffer memory control system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
SA6 | Expiration date (snapshot 920101) |
Free format text: 2007-10-02 |