MX159991A - Metodo para ejecutar dos secuencias de instrucciones en un orden determinado con anterioridad - Google Patents

Metodo para ejecutar dos secuencias de instrucciones en un orden determinado con anterioridad

Info

Publication number
MX159991A
MX159991A MX8438A MX843887A MX159991A MX 159991 A MX159991 A MX 159991A MX 8438 A MX8438 A MX 8438A MX 843887 A MX843887 A MX 843887A MX 159991 A MX159991 A MX 159991A
Authority
MX
Mexico
Prior art keywords
executing
previously determined
instruction sequences
determined order
sequences
Prior art date
Application number
MX8438A
Other languages
English (en)
Inventor
Larb-Orjan Kling
Sten Edvard Johnson
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Publication of MX159991A publication Critical patent/MX159991A/es

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G06F9/3889Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by multiple instructions, e.g. MIMD, decoupled access or execute
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824Operand accessing
    • G06F9/3834Maintaining memory consistency

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Multi Processors (AREA)
  • Small-Scale Networks (AREA)
  • Programmable Controllers (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Communication Control (AREA)
MX8438A 1986-10-03 1987-09-22 Metodo para ejecutar dos secuencias de instrucciones en un orden determinado con anterioridad MX159991A (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE8604223A SE454921B (sv) 1986-10-03 1986-10-03 Sett och anordning for att i en pa forhand avgjord ordningsfoljd exekvera tva instuktionssekvenser

Publications (1)

Publication Number Publication Date
MX159991A true MX159991A (es) 1989-10-23

Family

ID=20365824

Family Applications (1)

Application Number Title Priority Date Filing Date
MX8438A MX159991A (es) 1986-10-03 1987-09-22 Metodo para ejecutar dos secuencias de instrucciones en un orden determinado con anterioridad

Country Status (20)

Country Link
US (1) US4956770A (es)
EP (1) EP0285634B1 (es)
JP (1) JPH01500935A (es)
KR (1) KR920006769B1 (es)
CN (2) CN87106625A (es)
AU (1) AU596234B2 (es)
BR (1) BR8707473A (es)
CA (1) CA1289670C (es)
DE (1) DE3777632D1 (es)
DK (1) DK168135B1 (es)
ES (1) ES2005370A6 (es)
FI (1) FI93907C (es)
GR (1) GR871511B (es)
IE (2) IE61307B1 (es)
MA (1) MA21073A1 (es)
MX (1) MX159991A (es)
PT (1) PT85811B (es)
SE (1) SE454921B (es)
TN (1) TNSN87108A1 (es)
WO (1) WO1988002513A1 (es)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5075844A (en) * 1989-05-24 1991-12-24 Tandem Computers Incorporated Paired instruction processor precise exception handling mechanism
US5163139A (en) * 1990-08-29 1992-11-10 Hitachi America, Ltd. Instruction preprocessor for conditionally combining short memory instructions into virtual long instructions
US5420990A (en) * 1993-06-17 1995-05-30 Digital Equipment Corporation Mechanism for enforcing the correct order of instruction execution
JPH07334372A (ja) * 1993-12-24 1995-12-22 Seiko Epson Corp エミュレートシステム及びエミュレート方法
SE9901146D0 (sv) 1998-11-16 1999-03-29 Ericsson Telefon Ab L M A processing system and method
SE9901145D0 (sv) 1998-11-16 1999-03-29 Ericsson Telefon Ab L M A processing system and method
US8738822B2 (en) * 2005-05-03 2014-05-27 Flexera Software Llc System and method for controlling operation of a component on a computer system
JP5350677B2 (ja) * 2008-05-19 2013-11-27 株式会社東芝 バス信号制御回路、及び、バス信号制御回路を備えた信号処理回路
JP2021015384A (ja) * 2019-07-10 2021-02-12 富士通株式会社 情報処理回路、情報処理装置、情報処理方法及び情報処理プログラム

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1218656A (en) * 1968-03-27 1971-01-06 Int Computers Ltd Improvements in or relating to computer system
US3787673A (en) * 1972-04-28 1974-01-22 Texas Instruments Inc Pipelined high speed arithmetic unit
GB1441458A (en) * 1972-06-28 1976-06-30 Texas Instruments Inc Stored programme data processing for parallel processing of programme segment
IT991096B (it) * 1973-07-10 1975-07-30 Honeywell Inf Systems Calcolatore elettronico con reti funzionali indipendenti per l esecuzione simultanea di opera zioni diverse sugli stessi dati
SE378690B (es) * 1973-12-13 1975-09-08 Ellemtel Utvecklings Ab
SE387763B (sv) * 1975-10-23 1976-09-13 Ellemtel Utvecklings Ab Anordning vid ett datorminne for att mojliggora en successiv forflyttning under drift av ett ledigt minnesfelt
JPS57162165A (en) * 1981-03-30 1982-10-05 Fanuc Ltd Re-editing system for storage area
US4466061A (en) * 1982-06-08 1984-08-14 Burroughs Corporation Concurrent processing elements for using dependency free code
JPS5932045A (ja) * 1982-08-16 1984-02-21 Hitachi Ltd 情報処理装置
JPS60146350A (ja) * 1984-01-11 1985-08-02 Hitachi Ltd 通信制御装置
US4720779A (en) * 1984-06-28 1988-01-19 Burroughs Corporation Stored logic program scanner for a data processor having internal plural data and instruction streams
SE454920B (sv) * 1986-10-03 1988-06-06 Ellemtel Utvecklings Ab Sett och anordning for att i en pa forhand avgjord ordningsfoljd exekvera tva instruktionssekvenser medelst separatminnen

Also Published As

Publication number Publication date
ES2005370A6 (es) 1989-03-01
IE61306B1 (en) 1994-10-19
IE872506L (en) 1988-04-03
FI882468A0 (fi) 1988-05-25
DK300788D0 (da) 1988-06-02
BR8707473A (pt) 1988-09-13
AU596234B2 (en) 1990-04-26
IE61307B1 (en) 1994-10-19
FI93907C (sv) 1995-06-12
WO1988002513A1 (en) 1988-04-07
PT85811B (pt) 1993-08-31
MA21073A1 (fr) 1988-07-01
AU8036587A (en) 1988-04-21
EP0285634B1 (en) 1992-03-18
FI882468A (fi) 1988-05-25
CN87106625A (zh) 1988-04-13
IE872505L (en) 1988-04-03
SE8604223L (sv) 1988-04-04
JPH01500935A (ja) 1989-03-30
DK300788A (da) 1988-06-02
FI93907B (sv) 1995-02-28
CN87106765A (zh) 1988-04-20
SE8604223D0 (sv) 1986-10-03
GR871511B (en) 1987-10-01
DE3777632D1 (de) 1992-04-23
TNSN87108A1 (fr) 1990-01-01
US4956770A (en) 1990-09-11
KR920006769B1 (ko) 1992-08-17
KR880701913A (ko) 1988-11-07
PT85811A (pt) 1988-11-30
CA1289670C (en) 1991-09-24
DK168135B1 (da) 1994-02-14
EP0285634A1 (en) 1988-10-12
SE454921B (sv) 1988-06-06

Similar Documents

Publication Publication Date Title
ES547326A0 (es) Un metodo para preparar esterol-liposomas
PT84497B (pt) Metodo para a expressao de glutamina sintetase em hospedeiros estranhos
DE3586359T2 (de) System und verfahren zum durchfuehren von ein-/ausgabeoperationen fuer ein virtuelles system.
BR8602234A (pt) Processo para preparar um iniciador suportado
DE3680281D1 (de) Verfahren zum verbinden von silikonbeschichtetem gewebe.
DE3682928D1 (de) Verfahren zum polymerisieren von aethylen.
DE3673102D1 (de) Verfahren zum stabilisieren von organopolysiloxanen.
ES557006A0 (es) Un metodo para preparar 6-hidroxi-2-acetilnaftaleno
DE3767747D1 (de) Verfahren zum bestimmen von abmessungen.
PT82612B (pt) Metodo para aumentar selectivamente a proporcao dos componentes individuais principais do complexo de teicoplanina a2
FI101534B1 (fi) Uusi menetelmä levodopan syntetisoimiseksi
MX159991A (es) Metodo para ejecutar dos secuencias de instrucciones en un orden determinado con anterioridad
PT84587B (pt) Processo para preparacao de uma enzima fibrinolitica
FI93908C (fi) Menetelmä ja laite kahden käskysekvenssin suorittamiseksi ennalta määrätyssä järjestyksessä
PT91205A (pt) Processo para a preparacao de 2-aminopurina
PT84590B (pt) Processo para a preparacao de uma enzima fibrinolitica
DE3581736D1 (de) Verfahren zum entgraten von zahnkanten.
PT81194B (pt) Processo para a preparacao de novos hidroxi-tia-alcenos
ATA84986A (de) Vorrichtung zum einlegen von ringen in nuten
DE3680529D1 (de) Verfahren zum pfannenlegieren von wismut.
PT81492B (pt) Processo para a preparacao de novos eteres de resorcina fluorados
ES530132A0 (es) Metodo para realizar un conjunto de catodo
DK182489D0 (da) Fremgangsmaade til fremstilling af c1-c6-alkansulfonsyrer
KR910009175U (ko) 항타공법용 파일
DK358686A (da) Fremgangsmaade til fremstilling af 5,6-dialkoxyanthranilsyrer