TNSN87108A1 - Procede et dispositif pour executer deux sequences d'instructions dans un ordre determine a l'avance - Google Patents

Procede et dispositif pour executer deux sequences d'instructions dans un ordre determine a l'avance

Info

Publication number
TNSN87108A1
TNSN87108A1 TNTNSN87108A TNSN87108A TNSN87108A1 TN SN87108 A1 TNSN87108 A1 TN SN87108A1 TN TNSN87108 A TNTNSN87108 A TN TNSN87108A TN SN87108 A TNSN87108 A TN SN87108A TN SN87108 A1 TNSN87108 A1 TN SN87108A1
Authority
TN
Tunisia
Prior art keywords
instructions
sequences
predetermined order
order
execution
Prior art date
Application number
TNTNSN87108A
Other languages
English (en)
Inventor
Sten Edvard Johnson
Lars-Orjan Kling
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Publication of TNSN87108A1 publication Critical patent/TNSN87108A1/fr

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G06F9/3889—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by multiple instructions, e.g. MIMD, decoupled access or execute
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G06F9/3834—Maintaining memory consistency

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Multi Processors (AREA)
  • Communication Control (AREA)
  • Small-Scale Networks (AREA)
  • Programmable Controllers (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)

Abstract

L'INVENTION CONCERNE UN PROCEDE ET UN DISPOSITIF DE TRAITEMENT DE DONNEES QUI EXECUTENT DEUX SEQUENCES D'INSTRUCTONS DANS UN ORDRE DETERMINE A L'AVANCE, LES EXECUTIONS COMPRENNET LA SELECTION D'INSTRUCTIONS DE LECTURE/ECRITURE DANS UN DISPOSITIF (4) A MEMOIRE D'INSTRUCTIONS, A L'AIDE DES INSTRUCTIONS UNE MEMOIRE PRINCIPALE (1), COMMUNE AUX DEUX SEQUENCES, EST ACTIVESS POUR LE LECTURE/ECRITURE D'INFORMATIONS DE DONNEES,PENDANT L'EXECUTION DE LA SEQUENCE PLACEE EN SECONDE POSITION DANS L'ORDRE, ON UTILISE UNE INFORMATION DE DONNEES QUI N'EST PAS GARANTIE A L'AVANCE COMME ETANT INDEPENDANTE DE L'INFORMATION OBTENUE PAR L'EXECUTION DE LA PREMIERE SEQUENCE DANS L'ORDRE, DOMAINE D'APPLICATION: ACCROISSEMENT DE LA CAPACITE DE TRAITEMENT DE DONNEES DE SYSTEMES INFORMATIQUES,
TNTNSN87108A 1986-10-03 1987-09-30 Procede et dispositif pour executer deux sequences d'instructions dans un ordre determine a l'avance TNSN87108A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE8604223A SE454921B (sv) 1986-10-03 1986-10-03 Sett och anordning for att i en pa forhand avgjord ordningsfoljd exekvera tva instuktionssekvenser

Publications (1)

Publication Number Publication Date
TNSN87108A1 true TNSN87108A1 (fr) 1990-01-01

Family

ID=20365824

Family Applications (1)

Application Number Title Priority Date Filing Date
TNTNSN87108A TNSN87108A1 (fr) 1986-10-03 1987-09-30 Procede et dispositif pour executer deux sequences d'instructions dans un ordre determine a l'avance

Country Status (20)

Country Link
US (1) US4956770A (fr)
EP (1) EP0285634B1 (fr)
JP (1) JPH01500935A (fr)
KR (1) KR920006769B1 (fr)
CN (2) CN87106625A (fr)
AU (1) AU596234B2 (fr)
BR (1) BR8707473A (fr)
CA (1) CA1289670C (fr)
DE (1) DE3777632D1 (fr)
DK (1) DK168135B1 (fr)
ES (1) ES2005370A6 (fr)
FI (1) FI93907C (fr)
GR (1) GR871511B (fr)
IE (2) IE61307B1 (fr)
MA (1) MA21073A1 (fr)
MX (1) MX159991A (fr)
PT (1) PT85811B (fr)
SE (1) SE454921B (fr)
TN (1) TNSN87108A1 (fr)
WO (1) WO1988002513A1 (fr)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5075844A (en) * 1989-05-24 1991-12-24 Tandem Computers Incorporated Paired instruction processor precise exception handling mechanism
US5163139A (en) * 1990-08-29 1992-11-10 Hitachi America, Ltd. Instruction preprocessor for conditionally combining short memory instructions into virtual long instructions
US5420990A (en) * 1993-06-17 1995-05-30 Digital Equipment Corporation Mechanism for enforcing the correct order of instruction execution
JPH07334372A (ja) * 1993-12-24 1995-12-22 Seiko Epson Corp エミュレートシステム及びエミュレート方法
SE9901146D0 (sv) 1998-11-16 1999-03-29 Ericsson Telefon Ab L M A processing system and method
SE9901145D0 (sv) 1998-11-16 1999-03-29 Ericsson Telefon Ab L M A processing system and method
US8738822B2 (en) * 2005-05-03 2014-05-27 Flexera Software Llc System and method for controlling operation of a component on a computer system
JP5350677B2 (ja) * 2008-05-19 2013-11-27 株式会社東芝 バス信号制御回路、及び、バス信号制御回路を備えた信号処理回路
JP2021015384A (ja) * 2019-07-10 2021-02-12 富士通株式会社 情報処理回路、情報処理装置、情報処理方法及び情報処理プログラム

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1218656A (en) * 1968-03-27 1971-01-06 Int Computers Ltd Improvements in or relating to computer system
US3787673A (en) * 1972-04-28 1974-01-22 Texas Instruments Inc Pipelined high speed arithmetic unit
GB1441458A (en) * 1972-06-28 1976-06-30 Texas Instruments Inc Stored programme data processing for parallel processing of programme segment
IT991096B (it) * 1973-07-10 1975-07-30 Honeywell Inf Systems Calcolatore elettronico con reti funzionali indipendenti per l esecuzione simultanea di opera zioni diverse sugli stessi dati
SE378690B (fr) * 1973-12-13 1975-09-08 Ellemtel Utvecklings Ab
SE387763B (sv) * 1975-10-23 1976-09-13 Ellemtel Utvecklings Ab Anordning vid ett datorminne for att mojliggora en successiv forflyttning under drift av ett ledigt minnesfelt
JPS57162165A (en) * 1981-03-30 1982-10-05 Fanuc Ltd Re-editing system for storage area
US4466061A (en) * 1982-06-08 1984-08-14 Burroughs Corporation Concurrent processing elements for using dependency free code
JPS5932045A (ja) * 1982-08-16 1984-02-21 Hitachi Ltd 情報処理装置
JPS60146350A (ja) * 1984-01-11 1985-08-02 Hitachi Ltd 通信制御装置
US4720779A (en) * 1984-06-28 1988-01-19 Burroughs Corporation Stored logic program scanner for a data processor having internal plural data and instruction streams
SE454920B (sv) * 1986-10-03 1988-06-06 Ellemtel Utvecklings Ab Sett och anordning for att i en pa forhand avgjord ordningsfoljd exekvera tva instruktionssekvenser medelst separatminnen

Also Published As

Publication number Publication date
ES2005370A6 (es) 1989-03-01
IE61306B1 (en) 1994-10-19
IE872506L (en) 1988-04-03
FI882468A0 (fi) 1988-05-25
DK300788D0 (da) 1988-06-02
BR8707473A (pt) 1988-09-13
AU596234B2 (en) 1990-04-26
IE61307B1 (en) 1994-10-19
FI93907C (sv) 1995-06-12
WO1988002513A1 (fr) 1988-04-07
PT85811B (pt) 1993-08-31
MA21073A1 (fr) 1988-07-01
AU8036587A (en) 1988-04-21
EP0285634B1 (fr) 1992-03-18
FI882468A (fi) 1988-05-25
CN87106625A (zh) 1988-04-13
IE872505L (en) 1988-04-03
SE8604223L (sv) 1988-04-04
JPH01500935A (ja) 1989-03-30
DK300788A (da) 1988-06-02
FI93907B (sv) 1995-02-28
CN87106765A (zh) 1988-04-20
SE8604223D0 (sv) 1986-10-03
GR871511B (en) 1987-10-01
DE3777632D1 (de) 1992-04-23
US4956770A (en) 1990-09-11
KR920006769B1 (ko) 1992-08-17
KR880701913A (ko) 1988-11-07
PT85811A (pt) 1988-11-30
CA1289670C (fr) 1991-09-24
DK168135B1 (da) 1994-02-14
EP0285634A1 (fr) 1988-10-12
MX159991A (es) 1989-10-23
SE454921B (sv) 1988-06-06

Similar Documents

Publication Publication Date Title
FR2360943A1 (fr) Systeme de lecture de donnees destine a determiner la validite d'un support d'enregistrement
FR2371747A1 (fr) Dispositif de regeneration de memoire dans un systeme de traitement de donnees
FR2371733A1 (fr) Systeme d'acces aux memoires
TNSN87108A1 (fr) Procede et dispositif pour executer deux sequences d'instructions dans un ordre determine a l'avance
FR2426938A1 (fr) Dispositif de detection de secteurs defectueux et d'allocation de secteurs de remplacement dans une memoire a disques
FR2603404A1 (fr) Systeme de traitement de support d'information portatif
FR2431749A1 (fr) Systeme de memoire dynamique comprenant un dispositif pour effectuer les operations de regeneration en parallele avec des operations normales de memorisation
DE3885321D1 (de) Lese- und Schreibvorrichtung für IC-Karten.
SE7412302L (fr)
FR2375657A1 (fr) Dispositif de commande de traitement des instructions
FR2395549A1 (fr) Systeme de memorisation et de lecture d'informations
GB1309103A (en) High density permanent data storage and retrieval system
WO1987001858A3 (fr) Systeme de memoire fonctionnant suivant un mode par page
JPS5530730A (en) Data processor
GB1432924A (en) Apparatus for and methods of reading information contained in- coded form on information carriers
DE3650079D1 (de) Verfahren zum Schreiben und Lesen mit einem einen Flüssigkristall enthaltenden optischen Plattenspeicher.
DE69232253D1 (de) Rechner für digitale Daten mit Seitenaustausch
ES2005371A6 (es) Metodo y aparato para ejecutar dos secuencias de instrucciones en un orden predeterminado.
FR2371019A1 (fr) Procede de remplacement des blocs de donnees dans une memoire tampon intermediaire
SU959155A1 (ru) Блок считывани дл запоминающего устройства
JPS57131166A (en) Partial read and record control device
FR2453468A1 (fr) Procede et systeme d'exploitation d'une memoire adressable permettant d'associer a volonte des qualificatifs aux donnees contenues dans la memoire
SU1297117A1 (ru) Оперативное запоминающее устройство с обнаружением ошибок
SU983748A1 (ru) Устройство дл регистрации информации
JPS63228323A (ja) 追記型メモリカ−ドの記録方式