SE454921B - Sett och anordning for att i en pa forhand avgjord ordningsfoljd exekvera tva instuktionssekvenser - Google Patents

Sett och anordning for att i en pa forhand avgjord ordningsfoljd exekvera tva instuktionssekvenser

Info

Publication number
SE454921B
SE454921B SE8604223A SE8604223A SE454921B SE 454921 B SE454921 B SE 454921B SE 8604223 A SE8604223 A SE 8604223A SE 8604223 A SE8604223 A SE 8604223A SE 454921 B SE454921 B SE 454921B
Authority
SE
Sweden
Prior art keywords
sequence
address
execution
instruction
write
Prior art date
Application number
SE8604223A
Other languages
English (en)
Swedish (sv)
Other versions
SE8604223D0 (sv
SE8604223L (sv
Inventor
L-O Kling
S Johnson
Original Assignee
Ellemtel Utvecklings Ab
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ellemtel Utvecklings Ab filed Critical Ellemtel Utvecklings Ab
Priority to SE8604223A priority Critical patent/SE454921B/sv
Publication of SE8604223D0 publication Critical patent/SE8604223D0/xx
Priority to IE250687A priority patent/IE61307B1/en
Priority to IE250587A priority patent/IE61306B1/en
Priority to MX8438A priority patent/MX159991A/es
Priority to BR8707473A priority patent/BR8707473A/pt
Priority to PCT/SE1987/000437 priority patent/WO1988002513A1/fr
Priority to AU80365/87A priority patent/AU596234B2/en
Priority to PT85811A priority patent/PT85811B/pt
Priority to DE8787906632T priority patent/DE3777632D1/de
Priority to AT87906632T priority patent/ATE73940T1/de
Priority to JP62506081A priority patent/JPH01500935A/ja
Priority to US07/197,410 priority patent/US4956770A/en
Priority to EP87906632A priority patent/EP0285634B1/fr
Priority to KR1019880700625A priority patent/KR920006769B1/ko
Priority to TNTNSN87108A priority patent/TNSN87108A1/fr
Priority to GR871511A priority patent/GR871511B/el
Priority to CN198787106625A priority patent/CN87106625A/zh
Priority to CA000548361A priority patent/CA1289670C/fr
Priority to MA21314A priority patent/MA21073A1/fr
Priority to ES8702813A priority patent/ES2005370A6/es
Priority to CN198787106765A priority patent/CN87106765A/zh
Publication of SE8604223L publication Critical patent/SE8604223L/xx
Priority to FI882468A priority patent/FI93907C/sv
Priority to NO882413A priority patent/NO173207C/no
Priority to DK300788A priority patent/DK168135B1/da
Publication of SE454921B publication Critical patent/SE454921B/sv

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units
    • G06F9/3889—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units controlled by multiple instructions, e.g. MIMD, decoupled access or execute
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3824—Operand accessing
    • G06F9/3834—Maintaining memory consistency

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Multi Processors (AREA)
  • Programmable Controllers (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Small-Scale Networks (AREA)
  • Communication Control (AREA)
SE8604223A 1986-10-03 1986-10-03 Sett och anordning for att i en pa forhand avgjord ordningsfoljd exekvera tva instuktionssekvenser SE454921B (sv)

Priority Applications (24)

Application Number Priority Date Filing Date Title
SE8604223A SE454921B (sv) 1986-10-03 1986-10-03 Sett och anordning for att i en pa forhand avgjord ordningsfoljd exekvera tva instuktionssekvenser
IE250687A IE61307B1 (en) 1986-10-03 1987-09-16 Method to execute two instruction sequences in an order determined in advance
IE250587A IE61306B1 (en) 1986-10-03 1987-09-16 Method and device to execute two instruction sequences in an order determined in advance
MX8438A MX159991A (es) 1986-10-03 1987-09-22 Metodo para ejecutar dos secuencias de instrucciones en un orden determinado con anterioridad
KR1019880700625A KR920006769B1 (ko) 1986-10-03 1987-09-28 사전에 결정된-순서대로 두 개의 명령 시이퀀스를 실행하는 방법 및 장치
EP87906632A EP0285634B1 (fr) 1986-10-03 1987-09-28 Procede permettant d'executer deux sequences d'instruction dans un ordre determine a l'avance
PCT/SE1987/000437 WO1988002513A1 (fr) 1986-10-03 1987-09-28 Procede et dispositif permettant d'executer deux sequences d'instruction dans un ordre determine a l'avance
AU80365/87A AU596234B2 (en) 1986-10-03 1987-09-28 Method and device to execute two instruction sequences in an order determined in advance
PT85811A PT85811B (pt) 1986-10-03 1987-09-28 Processo e dispositivo para executar duas sequencias de instrucoes segundo uma ordem predeterminada
DE8787906632T DE3777632D1 (de) 1986-10-03 1987-09-28 Verfahren zur ausfuehrung von zwei befehlsfolgen in einer im voraus bestimmten reihenfolge.
AT87906632T ATE73940T1 (de) 1986-10-03 1987-09-28 Verfahren zur ausfuehrung von zwei befehlsfolgen in einer im voraus bestimmten reihenfolge.
JP62506081A JPH01500935A (ja) 1986-10-03 1987-09-28 前以て決定された順位付けに従う２つの命令順序を実行する方法と装置
US07/197,410 US4956770A (en) 1986-10-03 1987-09-28 Method and device to execute two instruction sequences in an order determined in advance
BR8707473A BR8707473A (pt) 1986-10-03 1987-09-28 Processo e aparelho para executar duas sequencias de instrucao numa ordem determinada de antemao
CN198787106625A CN87106625A (zh) 1986-10-03 1987-09-30 按预定顺序执行两个指令序列的方法和设备
GR871511A GR871511B (en) 1986-10-03 1987-09-30 Method and device to execute two instruction sequences in an order determined in advance
TNTNSN87108A TNSN87108A1 (fr) 1986-10-03 1987-09-30 Procede et dispositif pour executer deux sequences d'instructions dans un ordre determine a l'avance
CA000548361A CA1289670C (fr) 1986-10-03 1987-10-01 Methode et dispositif pour executer deux suites d'instructions dansun ordre predetermine
MA21314A MA21073A1 (fr) 1986-10-03 1987-10-01 Methode et dispositif pour executer deux sequences d'instructions dans un ordre determine a l'avance .
ES8702813A ES2005370A6 (es) 1986-10-03 1987-10-02 Un metodo y un aparato para ejecutar dos secuencias de instrucciones en un orden determinado anticipadamente.
CN198787106765A CN87106765A (zh) 1986-10-03 1987-10-03 按预定次序执行两个指令序列的方法和装置
FI882468A FI93907C (sv) 1986-10-03 1988-05-25 Sätt och anordning för att i en på förhand avgjord ordningsföljd exekvera två instruktionssekvenser
NO882413A NO173207C (no) 1986-10-03 1988-06-01 Fremgangsmaate og innretning for utfoerelse av to instruksjonssekvenser i en orden som er bestemt paa forhaand
DK300788A DK168135B1 (da) 1986-10-03 1988-06-02 Fremgangsmaade til udoevelse af to instruktionssekvenser i en paa forhaand fastlagt raekkefoelge

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE8604223A SE454921B (sv) 1986-10-03 1986-10-03 Sett och anordning for att i en pa forhand avgjord ordningsfoljd exekvera tva instuktionssekvenser

Publications (3)

Publication Number Publication Date
SE8604223D0 SE8604223D0 (sv) 1986-10-03
SE8604223L SE8604223L (sv) 1988-04-04
SE454921B true SE454921B (sv) 1988-06-06

Family

ID=20365824

Family Applications (1)

Application Number Title Priority Date Filing Date
SE8604223A SE454921B (sv) 1986-10-03 1986-10-03 Sett och anordning for att i en pa forhand avgjord ordningsfoljd exekvera tva instuktionssekvenser

Country Status (20)

Country Link
US (1) US4956770A (fr)
EP (1) EP0285634B1 (fr)
JP (1) JPH01500935A (fr)
KR (1) KR920006769B1 (fr)
CN (2) CN87106625A (fr)
AU (1) AU596234B2 (fr)
BR (1) BR8707473A (fr)
CA (1) CA1289670C (fr)
DE (1) DE3777632D1 (fr)
DK (1) DK168135B1 (fr)
ES (1) ES2005370A6 (fr)
FI (1) FI93907C (fr)
GR (1) GR871511B (fr)
IE (2) IE61306B1 (fr)
MA (1) MA21073A1 (fr)
MX (1) MX159991A (fr)
PT (1) PT85811B (fr)
SE (1) SE454921B (fr)
TN (1) TNSN87108A1 (fr)
WO (1) WO1988002513A1 (fr)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5075844A (en) * 1989-05-24 1991-12-24 Tandem Computers Incorporated Paired instruction processor precise exception handling mechanism
US5163139A (en) * 1990-08-29 1992-11-10 Hitachi America, Ltd. Instruction preprocessor for conditionally combining short memory instructions into virtual long instructions
US5420990A (en) * 1993-06-17 1995-05-30 Digital Equipment Corporation Mechanism for enforcing the correct order of instruction execution
JPH07334372A (ja) * 1993-12-24 1995-12-22 Seiko Epson Corp エミュレートシステム及びエミュレート方法
SE9901146D0 (sv) 1998-11-16 1999-03-29 Ericsson Telefon Ab L M A processing system and method
SE9901145D0 (sv) 1998-11-16 1999-03-29 Ericsson Telefon Ab L M A processing system and method
US8738822B2 (en) * 2005-05-03 2014-05-27 Flexera Software Llc System and method for controlling operation of a component on a computer system
JP5350677B2 (ja) * 2008-05-19 2013-11-27 株式会社東芝 バス信号制御回路、及び、バス信号制御回路を備えた信号処理回路
JP2021015384A (ja) * 2019-07-10 2021-02-12 富士通株式会社 情報処理回路、情報処理装置、情報処理方法及び情報処理プログラム

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1218656A (en) * 1968-03-27 1971-01-06 Int Computers Ltd Improvements in or relating to computer system
US3787673A (en) * 1972-04-28 1974-01-22 Texas Instruments Inc Pipelined high speed arithmetic unit
GB1441458A (en) * 1972-06-28 1976-06-30 Texas Instruments Inc Stored programme data processing for parallel processing of programme segment
IT991096B (it) * 1973-07-10 1975-07-30 Honeywell Inf Systems Calcolatore elettronico con reti funzionali indipendenti per l esecuzione simultanea di opera zioni diverse sugli stessi dati
SE378690B (fr) * 1973-12-13 1975-09-08 Ellemtel Utvecklings Ab
SE387763B (sv) * 1975-10-23 1976-09-13 Ellemtel Utvecklings Ab Anordning vid ett datorminne for att mojliggora en successiv forflyttning under drift av ett ledigt minnesfelt
JPS57162165A (en) * 1981-03-30 1982-10-05 Fanuc Ltd Re-editing system for storage area
US4466061A (en) * 1982-06-08 1984-08-14 Burroughs Corporation Concurrent processing elements for using dependency free code
JPS5932045A (ja) * 1982-08-16 1984-02-21 Hitachi Ltd 情報処理装置
JPS60146350A (ja) * 1984-01-11 1985-08-02 Hitachi Ltd 通信制御装置
US4720779A (en) * 1984-06-28 1988-01-19 Burroughs Corporation Stored logic program scanner for a data processor having internal plural data and instruction streams
SE454920B (sv) * 1986-10-03 1988-06-06 Ellemtel Utvecklings Ab Sett och anordning for att i en pa forhand avgjord ordningsfoljd exekvera tva instruktionssekvenser medelst separatminnen

Also Published As

Publication number Publication date
KR880701913A (ko) 1988-11-07
DE3777632D1 (de) 1992-04-23
PT85811B (pt) 1993-08-31
FI93907B (sv) 1995-02-28
TNSN87108A1 (fr) 1990-01-01
SE8604223D0 (sv) 1986-10-03
FI882468A0 (fi) 1988-05-25
BR8707473A (pt) 1988-09-13
MA21073A1 (fr) 1988-07-01
MX159991A (es) 1989-10-23
FI93907C (sv) 1995-06-12
DK300788A (da) 1988-06-02
IE872506L (en) 1988-04-03
IE61307B1 (en) 1994-10-19
AU596234B2 (en) 1990-04-26
DK168135B1 (da) 1994-02-14
ES2005370A6 (es) 1989-03-01
WO1988002513A1 (fr) 1988-04-07
CN87106765A (zh) 1988-04-20
EP0285634B1 (fr) 1992-03-18
SE8604223L (sv) 1988-04-04
JPH01500935A (ja) 1989-03-30
GR871511B (en) 1987-10-01
PT85811A (pt) 1988-11-30
US4956770A (en) 1990-09-11
DK300788D0 (da) 1988-06-02
CA1289670C (fr) 1991-09-24
CN87106625A (zh) 1988-04-13
FI882468A (fi) 1988-05-25
KR920006769B1 (ko) 1992-08-17
IE61306B1 (en) 1994-10-19
EP0285634A1 (fr) 1988-10-12
AU8036587A (en) 1988-04-21
IE872505L (en) 1988-04-03

Similar Documents

Publication Publication Date Title
US4130865A (en) Multiprocessor computer apparatus employing distributed communications paths and a passive task register
KR860000810B1 (ko) 초기 프로그램 로오드방법(初期 Program Load 方法)
EP0386935B1 (fr) Appareil capable de varier le nombre d'états d'attente pour accès
US3422401A (en) Electric data handling apparatus
US4150428A (en) Method for providing a substitute memory in a data processing system
US3725864A (en) Input/output control
US4521850A (en) Instruction buffer associated with a cache memory unit
US5038277A (en) Adjustable buffer for data communications in a data processing system
EP0444544B1 (fr) Méthode de mise à jour ou de restitution pour groupes de données stockés et système pour la mise en oeuvre de la méthode
JPS5943774B2 (ja) 周辺サブシステムの制御方式
SE436156B (sv) Kanal-till-kanal-adapter for sammankoppling av databehandlingsenheter
GB888732A (fr)
SE454921B (sv) Sett och anordning for att i en pa forhand avgjord ordningsfoljd exekvera tva instuktionssekvenser
EP0182126B1 (fr) Direction de demandes d'emmagasinage pendant l'opération en maître-mode
FI93908B (sv) Sätt och anordning för att i en på förhand avgjord ordningsföljd exekvera två instruktionssekvenser
US6209001B1 (en) Back-up system capable of performing back-up operation at optional time
EP0213306B1 (fr) Cycle à vide isolant pour insertion/enlèvement d'une cassette
EP0206335B1 (fr) Méthode d'interruption pour un ordinateur
EP0030981B1 (fr) Dispositif de commande numerique
US3350696A (en) Selection system for electrical circuits or equipments
EP0141753A2 (fr) Mémoire tampon ajustable pour communication de données dans un système de traitement de données
US5161217A (en) Buffered address stack register with parallel input registers and overflow protection
CA1324838C (fr) Systeme de traitement de donnees pouvant stocker des donnees de microprogrammation dans les memoires de controle d'un processeur d'entree-sortie a materiel restreint
JPS6478361A (en) Data processing system
KR880000995B1 (ko) 기억장치

Legal Events

Date Code Title Description
NAL Patent in force

Ref document number: 8604223-1

Format of ref document f/p: F

NUG Patent has lapsed

Ref document number: 8604223-1

Format of ref document f/p: F