JPS57187727A - Control system for channel buffer memory - Google Patents
Control system for channel buffer memoryInfo
- Publication number
- JPS57187727A JPS57187727A JP7188981A JP7188981A JPS57187727A JP S57187727 A JPS57187727 A JP S57187727A JP 7188981 A JP7188981 A JP 7188981A JP 7188981 A JP7188981 A JP 7188981A JP S57187727 A JPS57187727 A JP S57187727A
- Authority
- JP
- Japan
- Prior art keywords
- tag
- address
- flag
- partial
- channel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
Abstract
PURPOSE:To shorten the occupation time of a main storage part (MM) of a channel buffer memory (CHB) by storing partial store data from a channel directly in the main storage. CONSTITUTION:For partial storage by a channel CHP, an address is read out by the system of a request address register REG1 and a tag part TAG and four kind of coincidence circuit EOR perform address comparison. In the partial storage, partial store data are written from the register REG5 directly in a main storage. At this time, when there is a coincident address in the tag part TAG and it shows a block of an effective display (V) flag ''1'' and a modification display (C) flag of ''O'', a TAG write address is sent from the register REG2 to the tag part TAG to write 0 in the V flag of the corresponding block, and it is erased from the tag part TAG, but no processing regarding the tag part TAG is performed in other cases.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7188981A JPS57187727A (en) | 1981-05-13 | 1981-05-13 | Control system for channel buffer memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7188981A JPS57187727A (en) | 1981-05-13 | 1981-05-13 | Control system for channel buffer memory |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57187727A true JPS57187727A (en) | 1982-11-18 |
Family
ID=13473548
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP7188981A Pending JPS57187727A (en) | 1981-05-13 | 1981-05-13 | Control system for channel buffer memory |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57187727A (en) |
-
1981
- 1981-05-13 JP JP7188981A patent/JPS57187727A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES8702011A1 (en) | Address translation control system. | |
GB2011682A (en) | Instruction buffer in computer | |
KR860000595A (en) | Memory access control method for information processing device | |
ES8609771A1 (en) | Tag control circuit for buffer storage. | |
CA1273713C (en) | Vector processing system | |
ES2005370A6 (en) | Method to execute two instruction sequences in an order determined in advance. | |
JPS5680872A (en) | Buffer memory control system | |
ATE55528T1 (en) | VIDEO SIGNAL PROCESSING CIRCUITS. | |
JPS57187727A (en) | Control system for channel buffer memory | |
SE8604222L (en) | SET AND EQUIPMENT TO EXECUTE TWO INSTRUCTION SEQUENCES IN ADVANCE | |
JPS5740790A (en) | Storage control system | |
JPS6484473A (en) | Magnetic tape copy system | |
JPS5712469A (en) | Buffer memory control system | |
JPS5483328A (en) | Information processing system | |
JPS57212606A (en) | Magnetic card recording system | |
JPS6478551A (en) | Message information supply system | |
JPS5797159A (en) | Data processing device | |
EP0943998A3 (en) | Cache memory apparatus | |
JPS6489099A (en) | Restorage device | |
JPS5677967A (en) | Buffer memory control system | |
JPS556685A (en) | Intermediate buffer memory control system | |
JPS55146551A (en) | Information processing unit | |
JPS57162169A (en) | Control system for buffer memory | |
JPS5696334A (en) | Prefetch system | |
JPS54148336A (en) | Information processor |