JPS5487036A - Take-in-advance system of order for data processor of microprogram control system - Google Patents

Take-in-advance system of order for data processor of microprogram control system

Info

Publication number
JPS5487036A
JPS5487036A JP15483477A JP15483477A JPS5487036A JP S5487036 A JPS5487036 A JP S5487036A JP 15483477 A JP15483477 A JP 15483477A JP 15483477 A JP15483477 A JP 15483477A JP S5487036 A JPS5487036 A JP S5487036A
Authority
JP
Japan
Prior art keywords
micro
routine
memory unit
mechanical
transferred
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP15483477A
Other languages
Japanese (ja)
Inventor
Akio Shinagawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP15483477A priority Critical patent/JPS5487036A/en
Publication of JPS5487036A publication Critical patent/JPS5487036A/en
Pending legal-status Critical Current

Links

Landscapes

  • Advance Control (AREA)

Abstract

PURPOSE: To increase the process speed greatly for the data processor by storing in advance the micro-routine required in future into the high-speed memory unit.
CONSTITUTION: The low-speed memory unit storing the plural micro-routines is provided, along with the high-speed memory unit to store the micro-routine read out from the low-speed memory unit. The mechanical orders are read out in sequence and in advance from the mechanical word program of main memory 1, and whether the micro-routine corresponding to the read-out mechanical order is transferred to high-speed buffer memory unit 26 or 33 is checked. And in case the micro- routine is not transferred yet, the routine is transferred and made to wait; while the routine is already transferred, it is made to wait as it is. And the waiting micro- routines are executed in sequence unless no branch exists on the mechanical word program. However, if the branch or the like exists, the reading is started newly with the mechanical order for the branching address.
COPYRIGHT: (C)1979,JPO&Japio
JP15483477A 1977-12-22 1977-12-22 Take-in-advance system of order for data processor of microprogram control system Pending JPS5487036A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15483477A JPS5487036A (en) 1977-12-22 1977-12-22 Take-in-advance system of order for data processor of microprogram control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15483477A JPS5487036A (en) 1977-12-22 1977-12-22 Take-in-advance system of order for data processor of microprogram control system

Publications (1)

Publication Number Publication Date
JPS5487036A true JPS5487036A (en) 1979-07-11

Family

ID=15592890

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15483477A Pending JPS5487036A (en) 1977-12-22 1977-12-22 Take-in-advance system of order for data processor of microprogram control system

Country Status (1)

Country Link
JP (1) JPS5487036A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55147740A (en) * 1979-05-07 1980-11-17 Nec Corp Microprogram control unit
JPS58168147A (en) * 1982-03-30 1983-10-04 Toshiba Corp Information processor
JP2011248820A (en) * 2010-05-31 2011-12-08 Nec Computertechno Ltd Information processor and microinstruction processing method

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55147740A (en) * 1979-05-07 1980-11-17 Nec Corp Microprogram control unit
JPS58168147A (en) * 1982-03-30 1983-10-04 Toshiba Corp Information processor
JPS6235692B2 (en) * 1982-03-30 1987-08-03 Tokyo Shibaura Electric Co
JP2011248820A (en) * 2010-05-31 2011-12-08 Nec Computertechno Ltd Information processor and microinstruction processing method

Similar Documents

Publication Publication Date Title
GB2011682A (en) Instruction buffer in computer
CA2007167A1 (en) Apparatus and method for increased operand availability in a data processing unit with a store through cache memory unit strategy
JPS5487036A (en) Take-in-advance system of order for data processor of microprogram control system
JPS55124830A (en) Input and output control system
JPS5621237A (en) Information processor
JPS55108027A (en) Processor system
JPS5447546A (en) Program loading method for multiple process system
JPS5731049A (en) Information processing equipment
JPS57141762A (en) Memory extending system
JPS5599655A (en) Branch control unit
JPS5563453A (en) Memory system
JPS57157369A (en) Loop tracking processing system
JPS57101945A (en) Control system of information processor
JPS5533282A (en) Buffer control system
JPS5578365A (en) Memory control unit
JPS5593580A (en) Buffer memory control system
JPS55150181A (en) Information processor
JPS54161859A (en) Program indexing system
JPS5743222A (en) Input and output processing system
JPS5624651A (en) Multiple task processing unit
JPS5523556A (en) Data transfer control system
JPS57176464A (en) Data transfer system
JPS54124644A (en) Data transfer system
JPS55118168A (en) Memory reading control system
JPS56137447A (en) Information processor