JPS55124830A - Input and output control system - Google Patents

Input and output control system

Info

Publication number
JPS55124830A
JPS55124830A JP3189379A JP3189379A JPS55124830A JP S55124830 A JPS55124830 A JP S55124830A JP 3189379 A JP3189379 A JP 3189379A JP 3189379 A JP3189379 A JP 3189379A JP S55124830 A JPS55124830 A JP S55124830A
Authority
JP
Japan
Prior art keywords
unit
control
memory
controller
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP3189379A
Other languages
Japanese (ja)
Inventor
Kiyoshi Yoshii
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP3189379A priority Critical patent/JPS55124830A/en
Publication of JPS55124830A publication Critical patent/JPS55124830A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE: To make small the control memory and to make easy the control program change, by reading out and control the control program specific to the peripheral unit from the main memory, in the designation of the central processing unit for one peripheral unit.
CONSTITUTION: When the I/O control instruction is inputted to the I/O controller 104 from CPU101 via the I/O bus, the direct memory access controller DMAC103 is started based on the unit designation address. In this case, the control program specific to the I/O unit 105i corresponding to the address of designated unit is read out from the main memory 102 and it is stored in the control memory CS of the I/O controller 104. The I/O unit 105i designated is controlled with the program stored in this memory CS. Accordingly, a plurality of peripheral units can be controlled with one input and output control section to simplify the system constitution.
COPYRIGHT: (C)1980,JPO&Japio
JP3189379A 1979-03-19 1979-03-19 Input and output control system Pending JPS55124830A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3189379A JPS55124830A (en) 1979-03-19 1979-03-19 Input and output control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3189379A JPS55124830A (en) 1979-03-19 1979-03-19 Input and output control system

Publications (1)

Publication Number Publication Date
JPS55124830A true JPS55124830A (en) 1980-09-26

Family

ID=12343690

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3189379A Pending JPS55124830A (en) 1979-03-19 1979-03-19 Input and output control system

Country Status (1)

Country Link
JP (1) JPS55124830A (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5862735A (en) * 1981-10-09 1983-04-14 Fujitsu Ltd Screen data output controlling system to different terminal
JPS5945528A (en) * 1982-08-06 1984-03-14 モ−リス・オジ−ル Universal coupling unit
JPS60105045A (en) * 1983-11-14 1985-06-10 Hitachi Ltd Data processor
JPS61148525A (en) * 1984-12-22 1986-07-07 Toppan Printing Co Ltd Computer system
JPS6299857A (en) * 1985-10-26 1987-05-09 Omron Tateisi Electronics Co Data transmission system between central processing units
JPS62118464A (en) * 1985-11-19 1987-05-29 Fujitsu Ltd Access system for plural input-output devices
JPS62260263A (en) * 1986-05-07 1987-11-12 Fujitsu Ltd Program control system by multiprocessor
JPS6491230A (en) * 1987-09-30 1989-04-10 Toshiba Corp Computer system

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5862735A (en) * 1981-10-09 1983-04-14 Fujitsu Ltd Screen data output controlling system to different terminal
JPS5945528A (en) * 1982-08-06 1984-03-14 モ−リス・オジ−ル Universal coupling unit
JPS60105045A (en) * 1983-11-14 1985-06-10 Hitachi Ltd Data processor
JPS61148525A (en) * 1984-12-22 1986-07-07 Toppan Printing Co Ltd Computer system
JPH053608B2 (en) * 1984-12-22 1993-01-18 Toppan Printing Co Ltd
JPS6299857A (en) * 1985-10-26 1987-05-09 Omron Tateisi Electronics Co Data transmission system between central processing units
JPS62118464A (en) * 1985-11-19 1987-05-29 Fujitsu Ltd Access system for plural input-output devices
JPS62260263A (en) * 1986-05-07 1987-11-12 Fujitsu Ltd Program control system by multiprocessor
JPS6491230A (en) * 1987-09-30 1989-04-10 Toshiba Corp Computer system

Similar Documents

Publication Publication Date Title
JPS5616243A (en) Microaddress production system
JPS55124830A (en) Input and output control system
JPS5299034A (en) Control system for micro program
JPS57182257A (en) Data interchange system of data processing system
JPS5537656A (en) Microprogram control system
JPS5657111A (en) Sequence controller
JPS5617441A (en) Program interruption system
JPS55154660A (en) Table forming method by electronic computer
JPS5616227A (en) System start system
JPS54141536A (en) Information processing system
JPS5495128A (en) Memory control system
JPS5696336A (en) Processing system for multilayer level microprogram
JPS5622124A (en) Data transfer system
JPS55166705A (en) Sequence controller
JPS5759250A (en) Microprogram controller
JPS54145447A (en) Input-output control system
JPS5561866A (en) Memory designation system
JPS5622152A (en) Memory access system
JPS5782266A (en) Page memory control system
JPS5759222A (en) Dma data transfer system
JPS57101945A (en) Control system of information processor
JPS5616226A (en) System start system
JPS55123737A (en) Microprogram address control system
JPS5621258A (en) Failure storage system in central processing unit
JPS5528101A (en) Constitution control system of main memory