JPS5782266A - Page memory control system - Google Patents

Page memory control system

Info

Publication number
JPS5782266A
JPS5782266A JP15646780A JP15646780A JPS5782266A JP S5782266 A JPS5782266 A JP S5782266A JP 15646780 A JP15646780 A JP 15646780A JP 15646780 A JP15646780 A JP 15646780A JP S5782266 A JPS5782266 A JP S5782266A
Authority
JP
Japan
Prior art keywords
page
memory
processing
control
page memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP15646780A
Other languages
Japanese (ja)
Inventor
Chiaki Motegi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP15646780A priority Critical patent/JPS5782266A/en
Publication of JPS5782266A publication Critical patent/JPS5782266A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)

Abstract

PURPOSE:To reduce the page control register processing and to enable high speed processing, by providing a plurality of page control registers, in a page memory control system accessing memories extended in page unit. CONSTITUTION:A large capacity of page memory 3 is constituted by extending a memory having the memory capacity directly accessible from a microprocessor 1 and a direct memory access module(DMA)4 as one page memory in page unit. This page memory 3 is managed in page unit, and for the access control, page control registers 71, 72, 73, 74 are provided independently of the microprocessor 1 and the DMA4 as input and output processing. Thus, useless alteration processing is avoided for the content of page control register, allowing to speed up the processing speed.
JP15646780A 1980-11-08 1980-11-08 Page memory control system Pending JPS5782266A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15646780A JPS5782266A (en) 1980-11-08 1980-11-08 Page memory control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15646780A JPS5782266A (en) 1980-11-08 1980-11-08 Page memory control system

Publications (1)

Publication Number Publication Date
JPS5782266A true JPS5782266A (en) 1982-05-22

Family

ID=15628378

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15646780A Pending JPS5782266A (en) 1980-11-08 1980-11-08 Page memory control system

Country Status (1)

Country Link
JP (1) JPS5782266A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6072052A (en) * 1983-09-29 1985-04-24 Nec Corp Memory access system
JPS6134662A (en) * 1984-07-27 1986-02-18 Tokyo Juki Ind Co Ltd Microcomputer application equipment

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5387B2 (en) * 1972-03-11 1978-01-05

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5387B2 (en) * 1972-03-11 1978-01-05

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6072052A (en) * 1983-09-29 1985-04-24 Nec Corp Memory access system
JPS6134662A (en) * 1984-07-27 1986-02-18 Tokyo Juki Ind Co Ltd Microcomputer application equipment

Similar Documents

Publication Publication Date Title
JPS5764383A (en) Address converting method and its device
ES488841A1 (en) Appartus for extending the makro-instruction standard set in a computer.
JPS5611532A (en) Computer control system
JPS55105763A (en) Address instruction system
JPS5455132A (en) Input-output control system
JPS5782266A (en) Page memory control system
JPS55123739A (en) Memory content prefetch control system
JPS57113144A (en) Stored program computer
JPS554676A (en) Timer control system for data process system
JPS56157520A (en) Dma system without cycle steal
JPS5563422A (en) Data transfer system
JPS55115151A (en) Duplex system
JPS54108539A (en) Virtual memory control system of information processor
JPS5561866A (en) Memory designation system
JPS55116126A (en) Multiplexer channel system
JPS5466732A (en) Data buffer control unit in data transfer unit
JPS53112041A (en) Data processor
JPS5743222A (en) Input and output processing system
JPS5730020A (en) Memory address controlling system
JPS55150032A (en) Data transfer system
JPS5434728A (en) Input/output control system
JPS5528101A (en) Constitution control system of main memory
JPS54104247A (en) Information processing system
JPS5652455A (en) Memory system
JPS5294040A (en) Data processing unit