JPS5528101A - Constitution control system of main memory - Google Patents
Constitution control system of main memoryInfo
- Publication number
- JPS5528101A JPS5528101A JP9705878A JP9705878A JPS5528101A JP S5528101 A JPS5528101 A JP S5528101A JP 9705878 A JP9705878 A JP 9705878A JP 9705878 A JP9705878 A JP 9705878A JP S5528101 A JPS5528101 A JP S5528101A
- Authority
- JP
- Japan
- Prior art keywords
- main memory
- constitution
- processing unit
- diagnosis processing
- unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
PURPOSE: To prevent the increase in the loss time required for repairment and replacement of defective banks and the decrease in the main memory capacity, by making possible to change the content of the constituent control register defining the constitution of the main memory with the instruction from the diagnosis processor.
CONSTITUTION: To the CPU 1, the diagnosis processing unit 2 and the main memory control unit 3 are connected. The main memory control unit 3 is provided with the constitution control register 4, first and second address storage registers 5 and 6, selector 7, and main memory access register 8, to which the main memory unit 9 having the first to fourth banks 10 to 13 is connected. The alteration of interleave is controlled at the diagnosis processing unit 2, and it is made by rewriting the content of the constitution control register with the control information from the diagnosis processing unit.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9705878A JPS5528101A (en) | 1978-08-08 | 1978-08-08 | Constitution control system of main memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9705878A JPS5528101A (en) | 1978-08-08 | 1978-08-08 | Constitution control system of main memory |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5528101A true JPS5528101A (en) | 1980-02-28 |
Family
ID=14182045
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9705878A Pending JPS5528101A (en) | 1978-08-08 | 1978-08-08 | Constitution control system of main memory |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5528101A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5888900A (en) * | 1981-11-10 | 1983-05-27 | インタ−ナシヨナル ビジネス マシ−ンズ コ−ポレ−シヨン | Memory element off-line system |
JPS58137199A (en) * | 1981-10-01 | 1983-08-15 | ハネウエル・インフオメ−シヨン・システムズ・インコ−ポレ−テツド | Memory system having automatic reconstruction |
-
1978
- 1978-08-08 JP JP9705878A patent/JPS5528101A/en active Pending
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58137199A (en) * | 1981-10-01 | 1983-08-15 | ハネウエル・インフオメ−シヨン・システムズ・インコ−ポレ−テツド | Memory system having automatic reconstruction |
JPH0470657B2 (en) * | 1981-10-01 | 1992-11-11 | Haneiueru Infuoomeishon Shisutemusu Inc | |
JPS5888900A (en) * | 1981-11-10 | 1983-05-27 | インタ−ナシヨナル ビジネス マシ−ンズ コ−ポレ−シヨン | Memory element off-line system |
JPS6321222B2 (en) * | 1981-11-10 | 1988-05-06 | Intaanashonaru Bijinesu Mashiinzu Corp |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5528101A (en) | Constitution control system of main memory | |
JPS55124830A (en) | Input and output control system | |
JPS55105760A (en) | Memory control unit | |
JPS5621237A (en) | Information processor | |
JPS54122059A (en) | Inter-processor information transfer system | |
JPS54108539A (en) | Virtual memory control system of information processor | |
JPS5789147A (en) | Method for planting and controlling micro-program | |
JPS55118170A (en) | Memory access device | |
JPS5533282A (en) | Buffer control system | |
JPS5563455A (en) | Memory system | |
JPS5622152A (en) | Memory access system | |
JPS57101945A (en) | Control system of information processor | |
JPS55123737A (en) | Microprogram address control system | |
JPS56129947A (en) | Microprogram controller | |
JPS5599652A (en) | Microprogram control unit | |
JPS54122060A (en) | Inter-processor information transfer system | |
JPS54153542A (en) | Data processor of microprogram control type | |
JPS5624648A (en) | Information processing system | |
JPS5696336A (en) | Processing system for multilayer level microprogram | |
JPS5549752A (en) | Microprogram control unit | |
JPS5448459A (en) | Control unit of instruction advance fetch | |
JPS5561864A (en) | Hold control system for address comparison register | |
JPS5730041A (en) | Control system for local memory | |
JPS5562580A (en) | Buffer memory unit | |
JPS5585953A (en) | Control circuit for memory extension |