JPS5789147A - Method for planting and controlling micro-program - Google Patents
Method for planting and controlling micro-programInfo
- Publication number
- JPS5789147A JPS5789147A JP16607780A JP16607780A JPS5789147A JP S5789147 A JPS5789147 A JP S5789147A JP 16607780 A JP16607780 A JP 16607780A JP 16607780 A JP16607780 A JP 16607780A JP S5789147 A JPS5789147 A JP S5789147A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- micro
- micro instruction
- register
- rapid
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/22—Microcontrol or microprogram arrangements
- G06F9/24—Loading of the microprogram
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Abstract
PURPOSE:To make flexibly correspond to variations in the capacity of rapid memory, by transferring and planting micro-programs, which have been designated to plant in accordance with previously fixed rules to and in either the rapid memory or main memory after one of them is decided. CONSTITUTION:A data processing device is provided with a main memory, a rapid memory 2 which can read and write, and a reading-only memory (ROM)3. Micro-programs are read out by a micro instruction register 5 through addresses of each memory designated by a micro instruction address register 4, and the read out micro instruction is decoded by an execution control section 7 containing a micro instruction command decoder 6, and then, the execution is controlled. Moreover, contents of a rapid memory capacity register 13 are read out by an accumulator 11 in accordance with the micro instruction, and differences between the content of the register 13 and contents of a file 9 are obtained. An indicator 14 makes designations based on the difference, and memories are decided based on the result.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16607780A JPS5789147A (en) | 1980-11-25 | 1980-11-25 | Method for planting and controlling micro-program |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16607780A JPS5789147A (en) | 1980-11-25 | 1980-11-25 | Method for planting and controlling micro-program |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5789147A true JPS5789147A (en) | 1982-06-03 |
JPS6138496B2 JPS6138496B2 (en) | 1986-08-29 |
Family
ID=15824546
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16607780A Granted JPS5789147A (en) | 1980-11-25 | 1980-11-25 | Method for planting and controlling micro-program |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5789147A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61216064A (en) * | 1985-02-18 | 1986-09-25 | Fujitsu Ltd | Automatic memory mapping system |
JPH08179943A (en) * | 1994-12-27 | 1996-07-12 | Nec Ibaraki Ltd | Microprogram take-out control system |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0350394Y2 (en) * | 1986-06-04 | 1991-10-28 | ||
JPS6383595U (en) * | 1986-11-20 | 1988-06-01 |
-
1980
- 1980-11-25 JP JP16607780A patent/JPS5789147A/en active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61216064A (en) * | 1985-02-18 | 1986-09-25 | Fujitsu Ltd | Automatic memory mapping system |
JPH08179943A (en) * | 1994-12-27 | 1996-07-12 | Nec Ibaraki Ltd | Microprogram take-out control system |
Also Published As
Publication number | Publication date |
---|---|
JPS6138496B2 (en) | 1986-08-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES486103A1 (en) | Data processing system having an integrated stack and register machine architecture. | |
JPS5299034A (en) | Control system for micro program | |
JPS5789147A (en) | Method for planting and controlling micro-program | |
JPS545343A (en) | Micro program processing system | |
JPS5790762A (en) | Instruction control system | |
JPS5555490A (en) | Memory control system | |
JPS56116138A (en) | Input and output controller | |
JPS5730041A (en) | Control system for local memory | |
JPS5724189A (en) | Scatter control system for automatic exchanger | |
JPS57109177A (en) | List processing system | |
JPS5510673A (en) | Microprogram control data processor | |
JPS57191759A (en) | Microprogram tracing system | |
JPS5528101A (en) | Constitution control system of main memory | |
JPS5759250A (en) | Microprogram controller | |
JPS5430742A (en) | Memory control system | |
JPS5458316A (en) | Control memory unit | |
JPS5624606A (en) | Programmable controller | |
JPS54153542A (en) | Data processor of microprogram control type | |
JPS56164454A (en) | Information processing device | |
JPS5533282A (en) | Buffer control system | |
JPS5727365A (en) | Scalar readout control system of vector register | |
JPS56147244A (en) | Microprogram-controlled information processing device | |
JPS5534782A (en) | Control method of information processing device | |
JPS57176464A (en) | Data transfer system | |
JPS56114055A (en) | Bulk transfer speed converter |