EP2829883B1 - Schaltverlustmessung und Zeichnung in einem Prüf- und Messinstrument - Google Patents

Schaltverlustmessung und Zeichnung in einem Prüf- und Messinstrument Download PDF

Info

Publication number
EP2829883B1
EP2829883B1 EP14178601.2A EP14178601A EP2829883B1 EP 2829883 B1 EP2829883 B1 EP 2829883B1 EP 14178601 A EP14178601 A EP 14178601A EP 2829883 B1 EP2829883 B1 EP 2829883B1
Authority
EP
European Patent Office
Prior art keywords
switching
voltage
current versus
current
display
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP14178601.2A
Other languages
English (en)
French (fr)
Other versions
EP2829883A1 (de
Inventor
Krishna Sri
Gajendra Patro
Abhinav Bal
Gurushiddappa M N
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tektronix Inc
Original Assignee
Tektronix Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tektronix Inc filed Critical Tektronix Inc
Publication of EP2829883A1 publication Critical patent/EP2829883A1/de
Application granted granted Critical
Publication of EP2829883B1 publication Critical patent/EP2829883B1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/327—Testing of circuit interrupters, switches or circuit-breakers
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R13/00—Arrangements for displaying electric variables or waveforms
    • G01R13/02—Arrangements for displaying electric variables or waveforms for displaying measured electric variables in digital form
    • G01R13/0218—Circuits therefor
    • G01R13/0236—Circuits therefor for presentation of more than one variable
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26—Testing of individual semiconductor devices
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26—Testing of individual semiconductor devices
    • G01R31/2601—Apparatus or methods therefor
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26—Testing of individual semiconductor devices
    • G01R31/2601—Apparatus or methods therefor
    • G01R31/2603—Apparatus or methods therefor for curve tracing of semiconductor characteristics, e.g. on oscilloscope
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26—Testing of individual semiconductor devices
    • G01R31/2607—Circuits therefor
    • G01R31/2608—Circuits therefor for testing bipolar transistors
    • G01R31/2617—Circuits therefor for testing bipolar transistors for measuring switching properties thereof
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R23/00—Arrangements for measuring frequencies; Arrangements for analysing frequency spectra
    • G01R23/16—Spectrum analysis; Fourier analysis
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R35/00—Testing or calibrating of apparatus covered by the other groups of this subclass
    • G01R35/005—Calibrating; Standards or reference devices, e.g. voltage or resistance standards, "golden" references
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
    • H02M3/157—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators with digital control

Definitions

  • the disclosed technology relates to measurement of signals related to switching devices and specifically concerns in-circuit measurements of signals acquired across a switching device by use of a test and measurement device, such as a digital storage oscilloscope (DSO).
  • a test and measurement device such as a digital storage oscilloscope (DSO).
  • DSO digital storage oscilloscope
  • Power loss is a significant component in overall power consumption of a switching device, such as a switching power supply, and is estimated at 35% to 40%.
  • the power loss has an adverse impact on the performance of the switching power supply by reducing efficiency and reliability, and by causing an increase in the size of a needed heat sink.
  • Document US 2009/109226 discloses a method of region overlap control for the display of a plurality of waveforms on an instrument includes an overlap function that allows selection by a user of a vertical height on a display screen for each of the waveforms.
  • Document US 2005/062461 discloses an apparatus and method that measures the Total Average Power Loss and isolates the different power loss components of Total Average Loss such as Ton Loss and Toff loss at switching devices such as, MOSFETs, BJTs and IGBTs that may be used in a switching power supply.
  • Certain embodiments of the disclosed technology include a method of graphically displaying a switching cycle of a switching device on a test and measurement device.
  • the method includes acquiring from a device under test a switching voltage and a switching current via a voltage probe and a current probe, respectively, for a plurality of switching cycles of the device under test.
  • the switching current and the switching voltage are then plotted on a current versus voltage plot 300 ( Fig. 3 ) as a curve for each of the switching cycles.
  • Each of the curves on the current versus voltage plot 300 overlap each other and are displayed on a display.
  • Certain other embodiments of the disclosed technology include a test and measurement instrument for plotting a current versus voltage plot 300.
  • a voltage probe for acquiring a switching voltage from a device under test and a current probe for acquiring a switching current from the device under test are provided in the test and measurement instrument.
  • the test and measurement instrument also includes an acquisition unit structured to receive the switching voltage and the switching current from the voltage probe and the current probe, a controller structured to plot the switching current versus the switching voltage on a current versus voltage plot 300 as a curve for each of the switching cycles, wherein each of the curves overlap on the current versus voltage plot 300, and a display structured to display the current versus voltage plot 300.
  • the subject apparatus and method are used to graphically represent the ON and OFF switching loss of a switching device such as MOSFET, BJT and IGBT in a switching power supply as curves on a current versus voltage plot 300 and calculating the switching loss for specific switching cycles.
  • the present invention is discussed in terms of a power measurement and analysis software tool, such as DPOPWR produced by Tektronix, Inc. of Beaverton, Ore.
  • the exemplary power-measurement program tool is installed and stored in a local memory of a digitizing test and measurement device, such as a digital storage oscilloscope (DSO) to transform the DSO into an analysis tool that quickly measures and analyzes real-time switching losses in a circuit, such as a transistor of a switching power supply.
  • DSO digital storage oscilloscope
  • a DSO implementing the disclosed technology optionally generates detailed test reports in customizable formats.
  • One skilled in the art will appreciate that the teachings discussed herein may be implemented in other digitizing measurement devices.
  • Fig. 1 depicts a high level block diagram of an exemplary test and measurement instrument having an analysis tool of the disclosed technology.
  • the test and measurement instrument 100 of the disclosed technology utilizes a voltage probe 102 and a current probe 104, and comprises acquisition circuitry 106, trigger circuitry 108, a controller 110, processing circuitry 112, and a display 114.
  • the voltage probe 102 and current probe 104 may be any conventional voltage or current probes suitable for respectively detecting analog voltage and current signals from the device under test (DUT) 116.
  • the output of the voltage probe 102 and the current probe 104 are sent to the acquisition circuitry 106.
  • Acquisition circuitry 106 comprises analog-to-digital converter (ADC) 118.
  • ADC analog-to-digital converter
  • Acquisition circuitry 106 in combination with ADC 118 operates to digitize, at a sample rate, one or more of the signals from the DUT 116 for use by the controller 110 and/or the processing circuitry 112.
  • the acquisition circuitry 106 communicates the resulting sample stream to the controller 110.
  • the controller 110 operates to process the acquired sample streams provided by the acquisition circuitry 106 to generate respective waveform data associated with the sample streams. That is, given the desired time per division and volts per division display parameters, the controller 110 operates to modify or rasterize the raw data associated with an acquired sample stream to produce corresponding waveform data having the desired time per division and volts per division parameters. The controller 110 may also normalize waveform data having non-desired time per division, volts per division, and current per division parameters to produce waveform data having the desired parameters. The controller 110 provides the waveform data to the processing circuitry 112 for subsequent presentation on the display 114.
  • the controller 110 includes a plurality of components including at least one processor 120, support circuit 122, input/output (I/O) circuitry 124, memory 126, and one or more communication buses T128 for providing communications between the controller components.
  • the processor 120 cooperates with support circuitry 122, such as power supplies, clock circuits, cache memory, and the like, as well as circuits that assist in executing software routines stored in the memory 126. As such, it is contemplated that some of the process steps discussed herein as software processes may be implemented within hardware, for example, as circuitry that cooperates with the processor 120 to perform various steps.
  • the controller 110 also contains the I/O circuitry 124 that forms an interface between the various function elements communicating with the controller 110.
  • the I/O circuitry 124 may comprise a keypad, pointing device, touch screen, or other means adapted to provide user input and output to the controller 110.
  • the controller 110 in response to such a user input, adapts the operations of the acquisition circuitry 106 to perform various data acquisitions, processing, display communications, among other functions.
  • the controller 110 also in response such a user input, adapts the operations of the trigger circuitry 108 to perform triggering operations.
  • the user input may be used to trigger automatic calibration functions and/or adapt other operating parameters of the display 114, logical analysis or other data acquisition devices.
  • the memory 126 may include volatile memory, such as SRAM, DRAM, among other volatile memories.
  • the memory 126 may also include non-volatile memory devices, such as a disk drive or a tape medium, among others, or programmable memory, such as an EPROM, among others.
  • the memory 126 stores the operating system 128 of the test and measurement instrument 100, and the analysis module 130.
  • the analysis module 130 is used to graphically display on the display 114 a current versus voltage plot 300 of the ON path of a switching device and an OFF path of a witching device, as more full described below.
  • the analysis module 130 is also used to calculate the switching loss of a curve of either the ON path or the OFF path.
  • controller 110 of Fig. 1 is depicted as a general purpose computer that is programmed to perform various control functions in accordance with the disclosed technology, the disclosed technology may be implemented in hardware such as, for example, an application specific integrated circuit (ASIC). As such, it is intended that the processor 120 described herein be broadly interpreted as being equivalently performed by hardware, software, or a combination thereof.
  • ASIC application specific integrated circuit
  • the acquisition circuitry 106 sample the signals from the DUT 116 at a sufficiently high rate to enable appropriate processing by the controller 110 and/or the processing circuitry 112.
  • the trigger circuitry 108 provides a trigger enable signal to a trigger controller (not shown).
  • the trigger enable signal is asserted in response to a determination by circuitry within the acquisition circuit 106 when a desired triggering event, such as a particular sequence of logic levels indicative of a portion of a data word and the like has been received via the signals.
  • the desired triggering event may comprise any combinatorial and or sequential logic function applied to the signals and test received by the acquisition circuitry 106.
  • the specific trigger events are applied to the trigger circuitry 108 via the controller 110.
  • the processing circuitry 112 includes data processing circuitry suitable for converting acquired signal streams or waveform data into image or video signals, which are adapted to provide visual imagery (e.g., video frame memory, display formatting and driver circuitry, and the like).
  • the processing circuitry 112 may include the display 114 and/or provide output signals suitable for use by an external display 114.
  • the processing circuitry 112 is optionally responsive to the controller 110 and the various parameters, such as vertical (e.g. volts per division) and horizontal (e.g. time per division) display parameters, as well as user interface imagery (e.g., user prompts, diagnostic information and the like). It will be appreciated by those skilled in the art that within the context of a data acquisition system utilizing acquisition circuitry 106 it is not necessary to include display circuitry and a display 114 in the acquisition circuitry 106. Moreover, in the case of the acquisition circuitry 106 comprising modules or cards inserted within a computing device, or arranged using a back plane, a single display circuit and a display 114 may provide an image processing function for the acquisition circuit 106.
  • Fig. 2 depicts a voltage waveform 202, a current waveform 204, and a power waveform 206 for a DUT 116.
  • a switching cycle occurs when the transistor of the DUT turns on and then turns off. This corresponds to when the current waveform goes high as the voltage waveform goes low as shown in Fig. 2 , and then as the current waveform goes low as the voltage wave form goes high.
  • a DUT 116 is connected to a test and measurement instrument 100, many switching cycles will occur and be recorded in memory 126.
  • the start and stop of the ON and OFF regions of a power waveform 206 and a transistor are computed in the analysis module 130 using the voltage waveform 202 and the current waveform 204.
  • the voltage and current waveforms are acquired from connecting voltage probe 102 and current probe 104 to the DUT 116.
  • the voltage probe 102 and the current probe 104 are connected to the test and measurement instrument, as discussed above.
  • a gate drive signal is also provided to amplify the signals received from the DUT 116.
  • the current and voltage of an ON path 302 and the current and voltage of an OFF path 304 are graphically displayed on a current versus voltage plot 300 on display 114.
  • Fig. 3 shows graphically displaying the ON path 302 and the OFF path 304 for a switching device during a single switching cycle.
  • the ON path 302 shows when the transistor of the power switching supply turns on. Initially, as can be seen in Fig. 3 , during the ON state, the voltage is high and the current is low. As the transistor is switched on, the current goes high as the voltage goes low.
  • the OFF path 304 shows when the transistor of the power switching supply is turning off. As can be seen in Fig. 3 , initially the current is high and the voltage is low. As the transistor is switched off, the current goes low as the voltage goes high, opposite from the ON path 302.
  • Fig. 4 illustrates multiple switching loss graphs for multiple switching cycles which would be displayed on display 114.
  • Fig. 4 illustrates only the switching cycles at a steady state operation.
  • Fig. 5 illustrates switching cycles when a DUT 116 is turned on, as would be displayed on the display 114.
  • Paths 502 and 504 depict when the DUT 116 is initially turned on.
  • Paths 506 and 508 depicts the increase in current and voltage in the initial switching cycles of the transistor.
  • paths 302 and 304 depicts when the device has entered a steady state operation. This allows a user to see the response of the switching device with the DUT 116 is initially turned on.
  • a user of the test and measurement instrument 100 with the analysis module 130 is able to view the behavior of the switching device over a period of time since each switching cycle is rendered and overlapped on a current versus voltage plot 300, as shown, for example, in Fig. 4 . Further, a user is able to determine the switching transients 306 and a diode reverse recovery current, or negative current region, 308 from looking at the graph of the ON path and the OFF path.
  • the current and voltage plot 300s shown in Figs. 3-6 are interactive with a user via the I/O circuitry 124.
  • the plot will allow a user to place a cursor, such as cursor-1 602 shown in Fig. 6 , on a scalar value on the current versus voltage plot 300.
  • a scalar value is selected, the resulting curve will be highlighted by the plot cursors, cursor-1 602 and cursor-2 604 as shown in Fig. 6 .
  • the display 114 may show next to the cursors the current and voltage associated with the points selected by the user, as seen in Fig. 6 .
  • the analysis module 130 is then capable of calculating the switching loss between the two cursors. Accordingly, a user is capable of placing a cursor on the worst case portions of the graph to understand what is going on at that point.
  • the device then display which switching cycle relates to that point on the graph.
  • a user is also able, through the I/O circuitry 124, to jump from one switching cycle to the next switching cycle using "next" and "previous” buttons on the test and measurement instrument 100 (not shown). This allows a user to easily view a variety of switching cycles near each other to determine what is happening on the DUT 116.
  • a user may also specify a specific switching cycle or cycles to view on the display 114 through the I/O circuitry 124.
  • a user can specify to view switching cycle #500 to switching cycle #550, for example. Then, only those specific switching cycles are displaced on the current versus voltage plot 300. Further, a user may choose to only view the ON paths 302 or the OFF paths 304 via the I/O circuitry 124. In response, only the selected type of paths would be displayed on display 114.
  • the display 114 may display both the current versus voltage plot 300 along with the power waveform 206. A user can select this feature using the I/O circuitry 124.
  • a mask may also be provided by a user or by the controller to the trigger circuitry 108.
  • a fail status can be provided by the trigger circuitry 108 if any of the switching loss limits set by the user or the controller are violated. A pass status would be provided when the values are within the switching loss limits.
  • Fig. 8 shows the method for graphically displaying an ON path and an OFF path of the switching device.
  • the switching voltage and switching current are acquired from DUT 116 via voltage probe 102 and current probe 104, respectively, for a plurality of switching cycles of the DUT 116.
  • the analysis module 130 plots the switching current versus the switching voltage received on a current versus voltage plot 300 as a curve for each of the switching cycles. Then, each of the curves on the current versus voltage plot 300 are overlapped instep 806. The current versus voltage plot 300 is then displayed with all of the curves in step 808.
  • the test and measurement instrument can graphically display the ON path and OFF path in real time. Therefore, every switching cycle a new curve is overlapped on the existing curves on the current versus voltage plot 300.
  • the analysis module 130 calculates a switching loss for a specific selected curve.

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Testing Of Individual Semiconductor Devices (AREA)
  • Testing Electric Properties And Detecting Electric Faults (AREA)

Claims (14)

  1. Verfahren zum grafischen Anzeigen eines Schaltzyklus einer Schaltvorrichtung an einem Prüf- und Messinstrument (100), wobei das Verfahren folgendes umfasst:
    von einer Prüfvorrichtung (116) Erfassen einer Schaltspannung und eines Schaltstroms entsprechend über eine Spannungssonde (102) und eine Stromsonde (104) für eine Mehrzahl von Schaltzyklen der Prüfvorrichtung (116);
    Darstellen des Schaltstroms im Vergleich zu der Schaltspannung auf einer Darstellung (300) des Stroms im Vergleich zu der Spannung als eine Kurve für jeden der Schaltzyklen;
    Überlappen jeder der Kurven auf der Darstellung (300) des Stroms im Vergleich zu der Spannung; und
    Anzeigen der Darstellung (300) des Stroms im Vergleich zu der Spannung mit den Kurven.
  2. Verfahren nach Anspruch 1, umfassend:
    von einem Benutzer Empfangen einer Auswahl eines Punktes auf der Kurve; und
    Hervorheben einer spezifischen Kurve, die dem Punkt auf der Darstellung (300) des Stroms im Vergleich zu der Spannung zugeordnet ist.
  3. Verfahren nach Anspruch 1 oder 2, wobei ein EIN-Pfad der Schaltvorrichtung unter Verwendung des Schaltstroms im Vergleich zu der Schaltspannung dargestellt wird, und wobei ein AUS-Pfad der Schaltvorrichtung unter Verwendung des Schaltstroms im Vergleich zu der Schaltspannung dargestellt wird.
  4. Verfahren nach Anspruch 2, welches das Berechnen eines Schaltverlustwertes der spezifischen Kurve umfasst.
  5. Verfahren nach einem der Ansprüche 1 bis 4, umfassend:
    Anzeigen der Darstellung (300) des Stroms im Vergleich zu der Spannung in einem ersten Fenster einer Anzeige (114); und
    Anzeigen einer aus der Schaltspannung im Vergleich zu dem Schaltstrom erzeugten Leistungskurvenform in einem zweiten Fenster der Anzeige (114).
  6. Verfahren nach einem der Ansprüche 1 bis 5, umfassend:
    Empfangen einer Eingabe zum Anzeigen nur eines Teils der Mehrzahl von Schaltzyklen; und
    Anzeigen nur des Teils der Mehrzahl von Schaltzyklen als Reaktion auf die Eingabe.
  7. Verfahren nach einem der Ansprüche 1 bis 6, welches das Anzeigen eines Pass- oder Fail-Zustands der Schaltvorrichtung auf der Basis einer auf die Darstellung (300) des Stroms im Vergleich zu der Spannung angewandten Maske umfasst.
  8. Prüf- und Testinstrument (100) zur Darstellung einer Darstellung des Stroms im Vergleich zu der Spannung, umfassend:
    eine Erfassungseinheit, die so gestaltet ist, dass sie entsprechend von einer Spannungssonde (102) und einer Stromsonde (104) eine Schaltspannung und einen Schaltstrom von der Prüfvorrichtung (116) empfängt;
    eine Steuereinheit (120), die so gestaltet ist, dass sie den Schaltstrom im Vergleich zu der Schaltspannung auf einer Darstellung (300) des Stroms im Vergleich zu der Spannung für jeden Zyklus der Mehrzahl von Schaltzyklen als eine Kurve darstellt, wobei jede der Kurven die Darstellung (300) des Stroms im Vergleich zu der Spannung überlappt; und
    eine Anzeige (114), die so gestaltet ist, dass sie die Darstellung (300) des Stroms im Vergleich zu der Spannung anzeigt.
  9. Prüf- und Testinstrument (100) nach Anspruch 8, mit einer Eingabevorrichtung (124), die so gestaltet ist, dass sie eine Auswahl eines Benutzers eines Punktes auf der Kurve empfängt, wobei eine spezifische Kurve hervorgehoben wird, die dem Punkt auf der Darstellung (300) des Stroms im Vergleich zu der Spannung zugeordnet ist.
  10. Prüf- und Testinstrument (100) nach Anspruch 8 oder 9, wobei die Steuereinheit (120) so gestaltet ist, dass sie in einem ersten Fenster der Anzeige (114) die Darstellung (300) des Stroms im Vergleich zu der Spannung anzeigt und in einem zweiten Fenster der Anzeige (114) eine aus der Schaltspannung und dem Schaltstrom erzeugte Leistungskurvenform (206).
  11. Prüf- und Testinstrument (100) nach einem der Ansprüche 8 bis 10, wobei die Steuereinheit (120) so gestaltet ist, dass sie einen Schaltverlustwert der spezifischen Kurve berechnet.
  12. Prüf- und Testinstrument (100) nach einem der Ansprüche 8 bis 11, wobei ein EIN-Pfad der Schaltvorrichtung unter Verwendung des Schaltstroms im Vergleich zu der Schaltspannung dargestellt wird, und wobei ein AUS-Pfad der Schaltvorrichtung unter Verwendung des Schaltstroms im Vergleich zu der Schaltspannung dargestellt wird.
  13. Prüf- und Testinstrument (100) nach einem der Ansprüche 8 bis 12, wobei die Steuereinheit (120) so gestaltet ist, dass sie als Reaktion auf eine Benutzereingabe nur einen Teil der Mehrzahl von Schaltzyklen anzeigt.
  14. Prüf- und Testinstrument (100) nach einem der Ansprüche 8 bis 13, wobei die Steuereinheit (120) so gestaltet ist, dass sie einen Pass- oder Fail-Zustand der Schaltvorrichtung auf der Basis einer Maske anzeigt, die auf die Darstellung des Stroms im Vergleich zu der Spannung angewandt wird.
EP14178601.2A 2013-07-26 2014-07-25 Schaltverlustmessung und Zeichnung in einem Prüf- und Messinstrument Active EP2829883B1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IN2485MU2013 IN2013MU02485A (de) 2013-07-26 2013-07-26

Publications (2)

Publication Number Publication Date
EP2829883A1 EP2829883A1 (de) 2015-01-28
EP2829883B1 true EP2829883B1 (de) 2020-03-25

Family

ID=51485423

Family Applications (1)

Application Number Title Priority Date Filing Date
EP14178601.2A Active EP2829883B1 (de) 2013-07-26 2014-07-25 Schaltverlustmessung und Zeichnung in einem Prüf- und Messinstrument

Country Status (5)

Country Link
US (1) US11181581B2 (de)
EP (1) EP2829883B1 (de)
JP (1) JP6483368B2 (de)
CN (1) CN104345193B (de)
IN (1) IN2013MU02485A (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9465074B2 (en) * 2013-10-09 2016-10-11 Ford Global Technologies, Llc System and method for measuring switching loss associated with semiconductor switching devices
GB2563686A (en) * 2017-06-23 2018-12-26 Nidec Control Techniques Ltd Method and apparatus for monitoring a semiconductor switch
US11705894B2 (en) * 2019-08-27 2023-07-18 Keithley Instruments, Llc Pulsed high current technique for characterization of device under test
JP7413124B2 (ja) * 2020-03-31 2024-01-15 横河電機株式会社 波形測定器、及び波形測定器による再演算方法
PL442685A1 (pl) * 2022-10-28 2024-04-29 Uniwersytet Morski W Gdyni Sposób pomiaru energii włączania i wyłączania tranzystorów bipolarnych mocy z izolowaną bramką i układ do pomiaru energii włączania i wyłączania tranzystorów bipolarnych mocy z izolowaną bramką

Family Cites Families (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3246177A (en) * 1963-06-19 1966-04-12 Rca Corp Electronic switching circuit employing an insulated gate field-effect transistor having rectifier means connected between its gate and source or drain electrodes
US3278760A (en) * 1964-06-25 1966-10-11 Bell Telephone Labor Inc High speed binary counter
US4287604A (en) * 1979-04-18 1981-09-01 The United States Of America As Represented By The Secretary Of The Navy RF and IF Circuitry of an uplink receiver
JPS6012582B2 (ja) 1980-03-12 1985-04-02 三菱電機株式会社 電力用半導体素子のスイツチング損失の測定方法
US5057760A (en) * 1985-01-31 1991-10-15 Aeg Westinghouse Transportation Systems, Inc. Torque determination for control of an induction motor apparatus
US4934775A (en) * 1989-01-18 1990-06-19 Gte Laboratories Incorporated Optical space switches using cascaded coupled-waveguide optical gate arrays
JP2959960B2 (ja) * 1994-06-08 1999-10-06 シャープ株式会社 複数グラフ表示機能付き情報処理装置
EP0702235A1 (de) * 1994-09-15 1996-03-20 Fluke Corporation Graphische Trenddisplayverfahren und Apparat in Testinstrumenten
US5801519A (en) * 1996-06-21 1998-09-01 The Board Of Trustees Of The University Of Illinois Self-excited power minimizer/maximizer for switching power converters and switching motor drive applications
JP3361047B2 (ja) * 1998-01-30 2003-01-07 株式会社東芝 車両用電源装置
US6876936B2 (en) 2003-07-25 2005-04-05 Tektronix, Inc. Measurement of inductance using a digital storage oscilloscope under real-time operating environments
US6856127B1 (en) 2003-07-25 2005-02-15 Tektronix, Inc. Oscilloscope-based automatic finder for locating high power dissipation areas in switch-mode power supply (SMPS) switching devices
US7366993B2 (en) * 2003-08-15 2008-04-29 National Instruments Corporation Automatic graph display
US7110897B2 (en) 2003-09-22 2006-09-19 Tektronix, Inc. Identification of average total loss and switching loss in duty cycle and/or frequency variation signals acquired across a switching device using a DSO
US20050185769A1 (en) * 2004-02-25 2005-08-25 Pickerd John J. Calibration method and apparatus
JP5240596B2 (ja) * 2005-04-22 2013-07-17 独立行政法人産業技術総合研究所 半導体集積回路
JP2007064834A (ja) * 2005-08-31 2007-03-15 Agilent Technol Inc デバイス特性測定システム
US7423446B2 (en) * 2006-08-03 2008-09-09 International Business Machines Corporation Characterization array and method for determining threshold voltage variation
WO2008060418A2 (en) * 2006-11-09 2008-05-22 Parkervision, Inc. Switching power supply
JP4553395B2 (ja) * 2007-06-15 2010-09-29 シャープ株式会社 オシロスコープおよびそれを用いた半導体評価装置
CN101359687B (zh) * 2007-07-30 2010-06-09 联华电子股份有限公司 金属氧化物半导体元件
US8482564B2 (en) * 2007-10-31 2013-07-09 Tektronix, Inc. Region overlap control for autorange/autoset functions
US8278936B2 (en) * 2007-11-23 2012-10-02 Evan Grund Test circuits and current pulse generator for simulating an electrostatic discharge
JP2009257997A (ja) 2008-04-18 2009-11-05 Yokogawa Electric Corp データ管理システム
JP4986940B2 (ja) * 2008-06-27 2012-07-25 三菱電機株式会社 電子式指示計器
US20130234103A1 (en) * 2009-08-31 2013-09-12 Hewlett-Packard Development Company, L.P. Nanoscale switching device with an amorphous switching material
US20120018698A1 (en) * 2009-08-31 2012-01-26 Jianhua Yang Low-power nanoscale switching device with an amorphous switching material
JP5717332B2 (ja) 2009-11-12 2015-05-13 横河電機株式会社 ディジタルオシロスコープ
JP5296117B2 (ja) * 2010-03-12 2013-09-25 東京エレクトロン株式会社 プローブ装置
CN102832245B (zh) * 2011-11-29 2014-12-10 电子科技大学 一种具有优化雪崩击穿电流路径的超结mosfet器件
US9035624B1 (en) * 2011-12-27 2015-05-19 International Rectifier Corporation Power supply circuitry and current measurement
WO2013132298A1 (en) * 2012-03-04 2013-09-12 Varun Aggarwal Electrical measurement device
US9310408B2 (en) * 2012-04-30 2016-04-12 Keysight Technologies, Inc. Power device analyzer
CN102760761B (zh) * 2012-06-30 2014-12-03 东南大学 一种抗闩锁n型绝缘体上硅横向绝缘栅双极型晶体管
JP2014092370A (ja) * 2012-10-31 2014-05-19 Agilent Technologies Inc 電圧電流特性発生器
US9641099B2 (en) * 2013-03-15 2017-05-02 Sparq Systems Inc. DC-AC inverter with soft switching

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
None *

Also Published As

Publication number Publication date
US20150032393A1 (en) 2015-01-29
JP2015025807A (ja) 2015-02-05
CN104345193B (zh) 2019-07-16
IN2013MU02485A (de) 2015-09-25
US11181581B2 (en) 2021-11-23
JP6483368B2 (ja) 2019-03-13
CN104345193A (zh) 2015-02-11
EP2829883A1 (de) 2015-01-28

Similar Documents

Publication Publication Date Title
EP2829883B1 (de) Schaltverlustmessung und Zeichnung in einem Prüf- und Messinstrument
JP2733746B2 (ja) ロジック信号表示方法
US20090076751A1 (en) Systems and methods for measuring signal waveforms
US9709605B2 (en) Scrolling measurement display ticker for test and measurement instruments
US7373263B2 (en) Analog-type measurements for a logic analyzer
JP6454066B2 (ja) 試験及び計測機器及び入力信号処理方法並びにそのためのコンピュータープログラム
CN104977448B (zh) 具有高级触发能力的测试和测量仪器
US20170030945A1 (en) Apparatus and method for time correlated signal acquisition and viewing
JP2014071123A (ja) 試験測定装置及び異常検出方法
KR20160087817A (ko) 에지 조종을 하는 자동 테스트 시스템
CN101413967A (zh) 控制示波器自动化量测的方法
US20060136156A1 (en) Systems and methods for operating a measurement and testing instrument
CN114859210A (zh) 一种cmos芯片开短路测试系统及测试方法
US11415602B2 (en) Method for operating an oscilloscope as well as oscilloscope
JP2016536583A (ja) 事象検出能力を有する自動試験システム
US6876936B2 (en) Measurement of inductance using a digital storage oscilloscope under real-time operating environments
US6990416B2 (en) Qualification signal measurement, trigger, and/or display system
CN214409191U (zh) 具有电压电流相位校准功能的igbt动态测试装置
US6781584B2 (en) Recapture of a portion of a displayed waveform without loss of existing data in the waveform display
JP2014066707A (ja) トリガされた波形記録セグメントを表示する方法及びシステム
US20130197865A1 (en) Measuring device and a method for the decimation of a datastream
JP2009109491A (ja) 波形表示方法及び試験測定機器
US6725172B2 (en) Systems and methods for tagging measurement values
US20220043031A1 (en) Method of analyzing a signal and signal analysis device
CN110888045B (zh) 抖动确定方法及装置、存储介质和电子设备

Legal Events

Date Code Title Description
17P Request for examination filed

Effective date: 20140725

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

RIN1 Information on inventor provided before grant (corrected)

Inventor name: M N, GURUSHIDDAPPA

Inventor name: PATRO, GAJENDRA

Inventor name: SRI, KRISHNA

Inventor name: BAL, ABHINAV

R17P Request for examination filed (corrected)

Effective date: 20150727

RBV Designated contracting states (corrected)

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20191002

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1249158

Country of ref document: AT

Kind code of ref document: T

Effective date: 20200415

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602014062755

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200625

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200325

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200325

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200626

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200325

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200325

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200325

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200625

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20200325

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200325

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200818

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200325

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200325

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200325

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200325

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200325

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200325

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200725

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1249158

Country of ref document: AT

Kind code of ref document: T

Effective date: 20200325

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602014062755

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200325

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200325

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200325

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200325

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200325

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200325

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

26N No opposition filed

Effective date: 20210112

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20200725

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20200731

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200725

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200731

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200731

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200731

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200725

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200325

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200731

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200725

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200325

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200325

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200325

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200325

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200325

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230530

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20230727

Year of fee payment: 10