EP2564677A1 - Procédés de fabrication de cartes de circuit imprimé utilisant des processus parallèles en vue d'obtenir une interconnexion avec des sous-ensembles - Google Patents

Procédés de fabrication de cartes de circuit imprimé utilisant des processus parallèles en vue d'obtenir une interconnexion avec des sous-ensembles

Info

Publication number
EP2564677A1
EP2564677A1 EP10850903A EP10850903A EP2564677A1 EP 2564677 A1 EP2564677 A1 EP 2564677A1 EP 10850903 A EP10850903 A EP 10850903A EP 10850903 A EP10850903 A EP 10850903A EP 2564677 A1 EP2564677 A1 EP 2564677A1
Authority
EP
European Patent Office
Prior art keywords
metal layer
subassembly
substrate
attaching
core subassembly
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP10850903A
Other languages
German (de)
English (en)
Other versions
EP2564677A4 (fr
Inventor
Rajesh Kumar
Monte P. Dreyer
Michael J. Taylor
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TTM Technologies North America LLC
Original Assignee
DDI Global Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by DDI Global Corp filed Critical DDI Global Corp
Publication of EP2564677A1 publication Critical patent/EP2564677A1/fr
Publication of EP2564677A4 publication Critical patent/EP2564677A4/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4623—Manufacturing multilayer circuits by laminating two or more circuit boards the circuit boards having internal via connections between two or more circuit layers before lamination, e.g. double-sided circuit boards
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/095—Conductive through-holes or vias
    • H05K2201/09509—Blind vias, i.e. vias having one side closed
    • H05K2201/09527—Inverse blind vias, i.e. bottoms outwards in multilayer PCB; Blind vias in centre of PCB having opposed bottoms
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/095—Conductive through-holes or vias
    • H05K2201/096—Vertically aligned vias, holes or stacked vias
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/06—Lamination
    • H05K2203/061—Lamination of previously made multilayered subassemblies
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
    • H05K3/4053—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques
    • H05K3/4069—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques for via connections in organic insulating substrates
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4614—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination
    • H05K3/4617—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination characterized by laminating only or mainly similar single-sided circuit boards

Definitions

  • the present invention relates generally to printed circuit boards and methods of manufacturing the same, and more particularly, to methods of manufacturing printed circuit boards using parallel processes to interconnect with subassemblies.
  • a printed circuit board may include one or more circuit cores, substrates, or carriers.
  • electronic circuitries e.g., pads, electronic interconnects, etc.
  • These circuit layer pairs of the circuit board may then be physically and electronically joined to form the printed circuit board by fabricating an adhesive (or a prepreg or a bond ply), stacking the circuit layer pairs and the adhesives in a press, curing the resulting circuit board structure, drilling through-holes, and then plating the through-holes with a copper material to interconnect the circuit layer pairs.
  • the curing process is used to cure the adhesives to provide for permanent physical bonding of the circuit board structure.
  • the adhesives generally shrink significantly during the curing process.
  • the shrinkage combined with the later through-hole drilling and plating processes can cause considerable stress into the overall structure, leading to damage or unreliable interconnection or bonding between the circuit layers.
  • there is a need for material and associated processes which can compensate for this shrinkage and can provide for a more stress-free and reliable electronic interconnection between the circuit layer pairs.
  • FIG. 1 is a flowchart of a sequential lamination process for manufacturing a printed circuit board having stacked vias including expensive and time consuming sequential lamination and plating steps.
  • One embodiment of the invention provides a method of manufacturing a printed circuit board including providing a core subassembly including at least one metal layer carrier, providing a plurality of one-metal layer carriers after parallel processing each of the plurality of one-metal layer carriers, where the parallel processing of at least one of the plurality of one-metal layer carriers includes imaging photo resist onto at least one part of a substrate having at least one copper foil formed on a first surface of the substrate, etching portions of the at least one copper foil from the substrate, removing the at least one photo resist to expose the at least one part of the at least one copper foil thereby forming at least one copper foil pad, applying a lamination adhesive to a second surface of the substrate, applying a protective film to the lamination adhesive, forming at least one micro via in the second surface of the substrate to expose the at least one copper foil pad, filling conductive paste into the at
  • Another embodiment of the invention provides a method of manufacturing a printed circuit board including providing a core subassembly including at least one metal layer carrier, providing a plurality of one-metal layer carriers after parallel processing each of the plurality of one-metal layer carriers, where the parallel processing of at least one of the plurality of one-metal layer carriers includes imaging photo resist onto at least one part of a substrate having at least one copper foil formed on a first surface of the substrate, etching portions of the at least one copper foil from the substrate, removing the at least one photo resist to expose the at least one part of the at least one copper foil thereby forming at least one copper foil pad, applying a lamination adhesive to a second surface of the substrate, applying a protective film to the lamination adhesive, forming at least one micro via in the second surface of the substrate to expose the at least one copper foil pad, filling conductive paste into the at least one micro via, and removing the protective film to expose the lamination adhesive on the substrate for attachment, attaching at least two of the plurality of one
  • Still another embodiment of the invention provides a method of manufacturing a printed circuit board including providing a core subassembly including at least one metal layer carrier, attaching a plurality of one-metal layer carriers with each other after parallel processing each of the plurality of one-metal layer carriers to form a first subassembly, where the parallel processing of at least one of the plurality of one-metal layer carriers includes imaging photo resist onto at least one part of a substrate having at least one copper foil formed on a first surface of the substrate, etching portions of the at least one copper foil from the substrate, removing the at least one photo resist to expose the at least one part of the at least one copper foil thereby forming at least one copper foil pad, applying a lamination adhesive to a second surface of the substrate, applying a protective film to the lamination adhesive, forming at least one micro via in the second surface of the substrate to expose the at least one copper foil pad, filling conductive paste into the at least one micro via, and removing the protective film to expose the lamination adhesive on
  • FIG. 1 is a flowchart of a sequential lamination process for manufacturing a printed circuit board having stacked vias including sequential lamination and plating steps.
  • FIG. 2 is a flowchart of a process for manufacturing a printed circuit board having stacked vias including a single lamination process in accordance with one embodiment of the present invention.
  • FIGs. 3a-3g illustrate a process for manufacturing a single metal layer substrate for a printed circuit board to be used in a single lamination cycle or process sequence with stacked (or staggered) micro vias in accordance with one embodiment of the present invention.
  • FIG. 4a is a cross sectional exploded view of a mixed printed circuit board including four etched single metal layer substrates and two non-etched single metal layer substrates of the substrates of FIGs. 3a-3g sandwiching a core subassembly in accordance with one embodiment of the present invention.
  • FIG. 4b is a cross sectional exploded view of a mixed printed circuit board including six of the etched single metal layer substrates of FIG. 3g sandwiching a core subassembly in accordance with one embodiment of the present invention.
  • FIG. 4c is a cross sectional exploded view of a mixed printed circuit board including six of the single metal layer substrates of FIG. 3g in a pre-compressed form sandwiching a core subassembly in accordance with one embodiment of the present invention.
  • FIG. 5 is a cross sectional view of a finalized mixed printed circuit board of FIGs. 4b or 4c.
  • FIG. 6 is a cross sectional view of a mixed printed circuit board including an outer buildup layer sandwiching two single metal layer substrates on both sides of a four metal layer core subassembly in accordance with one embodiment of the present invention.
  • FIG. 7 is a cross sectional view of a mixed printed circuit board including one buildup layer attached to one of two single metal layer substrates sandwiching a four metal layer core subassembly in accordance with one embodiment of the present invention.
  • FIG. 8 is a cross sectional view of a mixed printed circuit board including six of the single metal layer substrates of FIG. 3g sandwiching a core subassembly including an active device in accordance with one embodiment of the present invention.
  • FIG. 9 is a cross sectional view of a mixed printed circuit board including six of the single metal layer substrates of FIG. 3g sandwiching a core subassembly including an active device in accordance with one embodiment of the present invention.
  • FIG. 10 is a cross sectional view of a printed circuit board assembly including cutout regions that will isolate the flexible portion of the assembly from the rigid section in accordance with one embodiment of the present invention.
  • FIG. 2 is a flowchart of a process for manufacturing a printed circuit board having stacked vias including a single lamination process in accordance with one embodiment of the present invention.
  • the single lamination process of FIG. 2 includes a substantially fewer number of process steps. More specifically, the single lamination process of FIG. 2 eliminates a number of laminating and plating process steps required of sequential lamination processes for manufacturing multi-layer printed circuit boards. Aspects of single lamination processes for manufacturing circuit boards are further described in U.S. Patent No. 7,523,545 and U.S. Prov. Patent Appl. No. 61/189171 , the entire content of each document is incorporated herein by reference.
  • the process performs a number of process steps related to printed circuit boards. In other embodiments, other suitable printed circuit board techniques can be used instead of those illustrated, including traditional PCB manufacturing techniques. In some embodiments, the process does not perform all of the actions described. In other embodiments, the process performs additional actions. In one embodiment, the process performs the actions in a different order than illustrated. In some embodiments, the process performs some of the actions simultaneously. In one embodiment, the process goes directly from "LAYUP AND LAMINATE" to "FINAL FINISH". In one embodiment, "DEVELOP, PLATE, STRIP, ETCH, STRIP" is replaced by "DEVELOP, ETCH, STRIP".
  • FIGs. 3a-3g illustrate a process for manufacturing a single metal layer substrate for a printed circuit board to be used in a single lamination cycle or process sequence with stacked (or staggered) micro vias in accordance with one embodiment of the present invention.
  • a two-sided substrate or carrier 10 is prepared.
  • the substrate 10 includes a copper foil 10a formed on opposite sides or surfaces of the substrate 10 and a core material 10b made of metal, ceramic, or insulating material (e.g., FR4, LCP, Thermount, BT, GPY, such as Teflon, thermally conducting carbon (stablecor), halogen free insulating material, etc., where GPY is a laminate that does not fit in the FR4 category, such as polyimide, polyimide film such as apton®, aziridine cured epoxy, bismalimide, and other electrical grades of laminate).
  • FR4 category such as polyimide, polyimide film such as apton®, aziridine cured epoxy, bismalimide, and other electrical grades of laminate.
  • the present invention is not thereby limited.
  • a single sided core or substrate having a copper foil (e.g., a single foil 10a) formed on only one side of the substrate.
  • a copper foil e.g., a single foil 10a
  • other suitable substrate and conductive layer materials can be used.
  • the substrate 10 has a thickness ranging from 3 to 4 mils (or about 3 to 4 mils). However, in other embodiments, the substrate and other components can have other suitable dimensions.
  • two photo resists 20 are imaged onto the substrate 10.
  • the two photo resists 20 shown are laser-direct-imaged (or printed) onto one side of the substrate 10 (i.e., the bottom side).
  • the present invention is not thereby limited.
  • the two photo resists can be imaged using any suitable printing technique, such as photo, silkscreen, offset, inkjet, and the like. In other embodiments, more than or less than two photo resists can be imaged onto the substrate.
  • the copper foil 10a is etched from the substrate 10 with the exception of the parts of the copper foil 10a covered by the two photo resists 20, which are then stripped off to expose corresponding copper foil pads 1 1.
  • the present invention is not thereby limited.
  • one or more one-metal layer carriers e.g., one or more single sided circuits
  • a metal plate e.g., a stainless steel plate
  • a copper flash (about five microns) is electrolytic flash plated onto one or more sides the metal plate.
  • One or more photo resists are applied to the one or more flash surfaces of the metal plate.
  • the photo resists are then imaged (e.g., negative imaged) to develop one or more cavities. Copper is then plated into the cavities.
  • the photo resists are then stripped off to form one or more copper foil pads for one or more circuit layers.
  • one or more prepregs are applied on the copper foil pads to laminate the prepregs and the metal plate.
  • the prepregs are then cured.
  • the prepregs are thus laminated and cured with the metal plate, the copper foil pads and the copper flashes therebetween.
  • the copper foil pads and the copper flashes with the cured prepregs are then peeled from the metal plate.
  • the copper flashes are then etched off to expose the copper foil pads on the cured prepregs.
  • a protective film (or Mylar sheet) 40 shown in FIG. 3d is attached to the core material 10b of the substrate 10 (or cured prepreg) with a lamination adhesive (or prepreg or uncured prepreg) 30 interposed between the Mylar sheet 40 and the core material 10b.
  • the protective layer or Mylar sheet 40 is shown to be attached to the side of the substrate 10 opposite to the side of the substrate 10 where the two copper foil pads 1 1 are located.
  • the protective film of the present invention is not limited to only Mylar sheets, and can be made of any suitable material, such as polyester, oriented polypropylene, polyvinylfluoride, polyethylene, high density polyethylene, polyethylene napthalate, pacothane, polymethylpentene, or combinations thereof.
  • via or micro via holes 50 are formed in the substrate 10 (or cured prepreg).
  • Each of the micro via holes 50 is formed by laser drilling (and/or mechanical drilling) a hole having a diameter ranging from 4 to 10 mils (or about 4 to 10 mils) into the substrate 10 (or the cured prepreg).
  • the micro via holes having other suitable diameters can be used.
  • the via or micro via holes can be created using a photo imagable dielectric process, plasma process, stamping process, or other suitable via generation processes.
  • a conductive paste (or ink) 60 is filled into each of the micro vias 50 formed in the substrate 10 (or cured prepreg), and in FIG. 3g, the Mylar sheet 40 is then peeled off to form a one-metal layer carrier 70 for lay-up and lamination.
  • the metal layer carrier can include additional layers or components.
  • the metal layer carrier can include a buried resistor or a buried capacitor implemented using specific layers or laminations.
  • the metal layer carriers can also include surface treatments including, without limitation, organometal, immersion gold, immersion silver, immersion tin, and/or outer copper prior to adhesive.
  • the metal layer carriers can be laminated using various lamination machines, including, without limitation, a cut sheet laminator, a lamination press, a hot roll laminator, a vacuum laminator, a quick lamination press, or other suitable lamination machines.
  • FIG. 4a is a cross sectional exploded view of a mixed printed circuit board 100-1 including four etched single metal layer substrates 70-1 and two non-etched single metal layer substrates 70-2 of the substrates of FIGs. 3a-3g sandwiching a core subassembly 102 in accordance with one embodiment of the present invention.
  • the outer single metal layer substrates or non-etched substrates 70-2 have a non-etched layer of copper on the outer surfaces thereof.
  • the inner single metal layer substrates 70-1 have etched layers of copper on the outer surfaces thereof.
  • the core subassembly 102 has four metal layers and two plated or filled through- hole vias 104 formed using a lamination process. In other embodiments, core subassembly 102 includes more than or less than two vias including through-hole vias and/or micro vias.
  • the single metal layer substrates or carriers (70-1, 70-2) each include multiple micro vias 150 filled with conductive paste forming two stacked vias per assembly. To assemble the mixed PCB 100, the single metal layer substrates (70-1, 70-2) can be aligned above and below the core subassembly 102 and can all be pressed together to sandwich the subassembly 102 using one or more adhesive layers.
  • the core subassembly has four metal layer carriers. In other embodiments, the core subassembly has more then or less than four metal layer carriers. In one such case, the core subassembly is assembled using a process involving only one lamination. In another such embodiment, the core subassembly is assembled using a process involving no lamination (e.g., the core subassembly has no vias). In some embodiments, the layers of the core subassembly are laminated at the time the one metal layer carriers are laminated together to form the PCB. In other embodiments, the layers of the core subassembly are laminated before the single metal layer carriers are laminated together to form the mixed PCB.
  • three single metal layer carriers are positioned above and three single metal layer carriers are positioned below the core subassembly. In other embodiments, more than or less than three single metal layer carriers can be positioned above the core subassembly. Similarly, in other embodiments, more than or less than three single metal layer carriers can be positioned below the core subassembly. In one embodiment, one or more core subassembly layers are replaced with a single metal layer substrate having conductive paste micro vias. In the embodiment illustrated in FIG. 4a, the mixed PCB includes two stacked vias. In other embodiments, the mixed PCB can have more then or less than two stacked vias.
  • FIG. 4b is a cross sectional exploded view of a mixed printed circuit board 100-2 including six of the etched single metal layer substrates 70-1 of FIG. 3g sandwiching a core subassembly in accordance with one embodiment of the present invention.
  • FIG. 4b is substantially similar to FIG. 4a except that the outer single metal layer carriers are etched in accordance with the process described in FIGs. 3a-3g rather than non-etched as in FIG. 4a. In other respects, FIG. 4b can operate as described above for FIG. 4a.
  • one stack of micro vias 151 is aligned with one through hole via 104 below, while the other micro vias 150 are offset from the through hole vias 104.
  • FIG. 4c is a cross sectional exploded view of a mixed printed circuit board 100-3 including six of the single metal layer substrates 70-1 of FIG. 3g in a pre-compressed form sandwiching a core subassembly in accordance with one embodiment of the present invention.
  • the precompressed form includes an upper assembly 80-1 including three of the six single metal layer substrates 70-1 and a lower assembly 80-2 including three of the six single metal layer substrates 70-1.
  • the embodiment of FIG. 4c is similar to that of FIG. 4b except that the single metal layer substrates of FIG. 4b begin in a compressed state. In other respects, FIG. 4c can operate as described above for FIG. 4b.
  • FIG. 5 is a cross sectional view of a finalized mixed printed circuit board 100-4 in accordance with the embodiments of FIGs. 4b or 4c.
  • a finalized mixed printed circuit board for FIG 4a would appear similar to FIG. 5, except the outer layers would include the non-etched copper.
  • FIG. 6 is a cross sectional view of a mixed PCB 200 including a buildup layer 270-2 sandwiching two single metal layer substrates 270-1 on both sides of a four metal layer core subassembly 202 in accordance with one embodiment of the present invention.
  • the mixed PCB 200 includes benefits from both sequential lamination board manufacturing processes and single lamination board manufacturing processes.
  • the mixed PCB 200 can provide outer surfaces that are substantially or exactly flat. In some embodiments, these substantially or exactly flat surfaces can be highly desirable.
  • the process of manufacturing the mixed PCB 200 can drastically improve manufacturing time and expense by eliminating various lamination and plating steps.
  • the four single metal layer substrates 270-1 include multiple stacked micro vias 250 and can be formed using any of the processes described above.
  • the four metal layer core subassembly 202 includes multiple through-hole vias 204 and can be formed using the sequential lamination processes described above. In some embodiments, the through-hole vias are replaced with micro vias that are filled with either copper or conductive paste.
  • the two buildup layers 270-2 include multiple plated or filled micro vias (e.g., through-hole vias) 284 and can be formed using processes for manufacturing PCBs described in FIG. 1.
  • the PCB includes two single metal layer substrates above and below the core subassembly. In other embodiments, the PCB can include more than two single metal layer substrates. In the embodiment illustrated in FIG. 6, one buildup layer 270-2 is positioned above and one buildup layer 270-2 is positioned below the single metal layer substrates. In other embodiments, more than one buildup layer can be positioned above and more than one buildup layer can be positioned below the single metal layer substrates. In one embodiment, one or more of the buildup layers are replaced with another layer of one of the single metal layer substrates or removed all together.
  • a four metal layer core subassembly 202 is positioned in the center of the mixed PCB 200.
  • the core subassembly can include more than or less than four layers.
  • the four metal layer core subassembly includes two plated or filled through-hole vias 204.
  • the core subassembly can implemented with more than or less than two vias. In one such embodiment, the core subassembly can implemented without any vias.
  • the mixed PCB includes two stacked vias. In other embodiments, the mixed PCB can have more then or less than two stacked vias.
  • core subassemblies 102 and 202 include two through hole vias (104, 204) per subassembly that are offset from stacked vias 150 of the single metal layer substrates (70-1, 270-1).
  • core subassemblies 102 and 202 can include one or more micro vias.
  • the micro vias are filled with conductive paste, conductive ink or copper.
  • the conductive ink micro vias have a trapezoidal cross section where a wider opening of the micro via is closest to a central line of the core subassembly (see for example, the orientation of micro via 150 in FIG. 5).
  • the through hole vias of the subassemblies 102 and 202 are not offset from the stacked vias of the single metal layer substrates.
  • FIG. 7 is a cross sectional view of a mixed PCB 300 including one buildup layer 270-2 attached to two of four single metal layer substrates 270-1 sandwiching a four metal layer core subassembly 202 in accordance with one embodiment of the present invention.
  • the mixed PCB 300 includes the buildup layer 270-2 sandwiching two single metal layer substrates 270-1 on one side of the core subassembly 202.
  • the mixed PCB 300 further includes two single metal layer substrates 270-1 sandwiching the four layer core subassembly 202 on the other side of the core subassembly 202.
  • the embodiment illustrated in FIG. 7 is similar to that of FIG. 6 except that one of the outer buildup layers has been removed. In other embodiments, one or both of the upper single metal layer carriers 270-1 can also be removed.
  • the structure of the mixed PCB of FIG. 7 can be modified in a manner similar to the modifications described above for the mixed PCB of FIG. 6.
  • FIG. 8 is a cross sectional view of a mixed printed circuit board 400 including six of the single metal layer substrates (470-1 , 470-2) of FIG. 3g sandwiching a core subassembly 402 including an active device 406 in accordance with one embodiment of the present invention.
  • the mixed PCB 400 illustrated in FIG. 8 is similar to that of FIG. 5 except that the core subassembly 402 includes the embedded active device 406 and the upper single metal layer substrates 470-2 include additional micro vias 450 forming a stacked via for connection to the active device 406.
  • the active device 406 can be a transistor, integrated circuit, or other active device commonly used in conjunction with a printed circuit board. In the embodiment illustrated in FIG.
  • the mixed PCB 400 includes a single active device 406.
  • additional active devices can be used along with additional vias to support various connections needed.
  • the structure of the mixed PCB of FIG. 8 can be modified in a manner similar to the modifications described above for the mixed PCBs of FIGs. 4a, 4b, 4c, 5 and 6.
  • the active device can be located on or within one of the single metal layer substrates.
  • active devices can be located on or within any of the single metal layer substrates and the core subassembly.
  • FIG. 9 is a cross sectional view of a mixed printed circuit board 500 including two of the single metal layer substrates (570-1, 570-2) of FIG. 3g sandwiching a core subassembly 502 including an active device 506 in accordance with one embodiment of the present invention.
  • the PCB illustrated in FIG. 9 is substantially similar to that of FIG. 8 except that it includes an additional via 584 to connect the active device 506 which is embedded further within the core assembly 502 than in FIG. 8.
  • the mixed PCB of FIG. 9 can function and be modified as the mixed PCB of FIG. 8.
  • FIG. 10 is a cross sectional view of a printed circuit board assembly 600 including cutout regions that will isolate the flexible portion 606 of the assembly from the rigid sections (602, 604) in accordance with one embodiment of the present invention.
  • Vias 608 can provide electrical interconnects between the various flexible, rigid, and rigid-flex layers.
  • the circuit board assembly 600 can be formed using any of the manufacturing processes described herein, including, for example, the single lamination processes described above in FIGs 3a-3g, 4a-4c.
  • Conventional lamination processes including sequential lamination type processes, require a relatively large number of process steps that can damage a flexible or rigid-flex substrate during the manufacturing process. More specifically, conventional process steps such as plating, cleaning, scrubbing, and planarization can damage flexible or rigid-flex substrates and cause problems related to establishing certain positional tolerances.
  • the circuit board assembly 600 can be formed while avoiding or substantially reducing numerous iterative steps common to the conventional processes, including, for example, the intrusive plating, cleaning, scrubbing, and planarization process steps.
  • the manufacturing processes described herein can be used in conjunction with a number of technologies, including, without limitation, flip chip, MEMS circuits, ceramic packages, organic packages, high density substrates, BGA substrates, rigid substrates, flexible substrates, and rigid-flex substrates.
  • micro vias and vias described herein may be referred to as Z-axis interconnects.
  • circuit board assemblies are formed using through hole vias, vias, micro vias, blind vias or other vias. In other embodiments, these vias can be used interchangeably and/or replaced with other suitable vias known in the art.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

La présente invention a trait à des procédés de fabrication de cartes de circuit imprimé utilisant des processus parallèles en vue d'obtenir une interconnexion avec des sous-ensembles. Selon un mode de réalisation, la présente invention a trait à un procédé de fabrication d'une carte de circuit imprimé, lequel procédé inclut les étapes consistant à fournir un sous-ensemble central incluant au moins une couche de métal, à fournir une pluralité de supports dotés d'une couche de métal après un traitement parallèle de chacun des multiples supports dotés d'une couche de métal, et à attacher au moins deux des multiples supports dotés d'une couche de métal l'un avec l'autre ainsi qu'avec le sous-ensemble central.
EP10850903.5A 2010-04-30 2010-04-30 Procédés de fabrication de cartes de circuit imprimé utilisant des processus parallèles en vue d'obtenir une interconnexion avec des sous-ensembles Withdrawn EP2564677A4 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US2010/033295 WO2011136817A1 (fr) 2010-04-30 2010-04-30 Procédés de fabrication de cartes de circuit imprimé utilisant des processus parallèles en vue d'obtenir une interconnexion avec des sous-ensembles

Publications (2)

Publication Number Publication Date
EP2564677A1 true EP2564677A1 (fr) 2013-03-06
EP2564677A4 EP2564677A4 (fr) 2015-06-24

Family

ID=44861849

Family Applications (1)

Application Number Title Priority Date Filing Date
EP10850903.5A Withdrawn EP2564677A4 (fr) 2010-04-30 2010-04-30 Procédés de fabrication de cartes de circuit imprimé utilisant des processus parallèles en vue d'obtenir une interconnexion avec des sous-ensembles

Country Status (4)

Country Link
EP (1) EP2564677A4 (fr)
KR (1) KR101694575B1 (fr)
CN (1) CN103026805A (fr)
WO (1) WO2011136817A1 (fr)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102172678B1 (ko) * 2014-02-17 2020-11-02 엘지이노텍 주식회사 인쇄회로기판 및 이의 제조 방법
CN105027581B (zh) * 2014-02-27 2018-01-05 京瓷株式会社 压电致动器及具备其的压电振动装置、便携式终端、声音发生器、声音发生装置、电子设备
CN110349934B (zh) * 2018-04-02 2021-08-03 欣兴电子股份有限公司 线路板、封装结构及其制造方法
TWI657721B (zh) 2018-04-02 2019-04-21 欣興電子股份有限公司 線路板、封裝結構及其製造方法
CN112839451B (zh) * 2019-11-25 2022-09-20 鹏鼎控股(深圳)股份有限公司 软硬结合板的制作方法及软硬结合板

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5613033A (en) * 1995-01-18 1997-03-18 Dell Usa, Lp Laminated module for stacking integrated circuits
DE19756818A1 (de) * 1997-12-19 1999-06-24 Bosch Gmbh Robert Mehrlagen-Leiterplatte
TW511405B (en) * 2000-12-27 2002-11-21 Matsushita Electric Ind Co Ltd Device built-in module and manufacturing method thereof
JP2004186235A (ja) * 2002-11-29 2004-07-02 Ibiden Co Ltd 配線板および配線板の製造方法
JP4075673B2 (ja) * 2003-04-22 2008-04-16 松下電工株式会社 多層プリント配線板用銅張り積層板、多層プリント配線板、多層プリント配線板の製造方法
US6972382B2 (en) * 2003-07-24 2005-12-06 Motorola, Inc. Inverted microvia structure and method of manufacture
JP2006294725A (ja) * 2005-04-07 2006-10-26 Fujikura Ltd 配線基板、多層配線基板およびそれらの製造方法
US7250675B2 (en) * 2005-05-05 2007-07-31 International Business Machines Corporation Method and apparatus for forming stacked die and substrate structures for increased packing density
KR100716826B1 (ko) * 2005-05-10 2007-05-09 삼성전기주식회사 전자부품이 내장된 기판의 제조방법
US7523545B2 (en) * 2006-04-19 2009-04-28 Dynamic Details, Inc. Methods of manufacturing printed circuit boards with stacked micro vias
JP2010034199A (ja) * 2008-07-28 2010-02-12 Fujitsu Ltd プリント配線板

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO2011136817A1 *

Also Published As

Publication number Publication date
KR101694575B1 (ko) 2017-01-09
CN103026805A (zh) 2013-04-03
WO2011136817A1 (fr) 2011-11-03
EP2564677A4 (fr) 2015-06-24
KR20130059356A (ko) 2013-06-05

Similar Documents

Publication Publication Date Title
US8020292B1 (en) Methods of manufacturing printed circuit boards
US7523545B2 (en) Methods of manufacturing printed circuit boards with stacked micro vias
TWI386140B (zh) Flexible multilayer circuit board
JP5411362B2 (ja) 積層配線基板及びその製造方法
US8052881B2 (en) Method of manufacturing multilayer printed circuit board having buried holes
JP2005045150A (ja) 中間接続用配線基材および多層配線基板、ならびにこれらの製造方法
US9736948B2 (en) Systems and methods of manufacturing printed circuit boards using blind and internal micro vias to couple subassemblies
JP2011199077A (ja) 多層配線基板の製造方法
EP2327282B1 (fr) Trou d´interconnexion empilé à stratification simple et à fonctionnalité additionnelle comportant des trous traversants plaqués pour cartes de circuit imprimé multicouches
JP2009224415A (ja) 多層配線基板の製造方法、及び多層配線基板の中間製品
KR101694575B1 (ko) 서브어셈블리를 상호연결하기 위한 병렬 처리를 사용하는 인쇄 회로 기판 제조 방법
KR20070000013A (ko) 범프를 이용한 인쇄회로기판 및 그 제조방법
JP3956667B2 (ja) 回路基板およびその製造方法
JP3738536B2 (ja) プリント配線基板の製造方法
JPH11251703A (ja) 回路基板、両面回路基板、多層回路基板及び回路基板の製造方法
JP4899409B2 (ja) 多層プリント配線基板及びその製造方法
JP2011009491A (ja) 積層配線基板及びその製造方法
KR101887754B1 (ko) 리지드 플렉시블 회로기판 제조방법
JP2010258081A (ja) プリント基板の製造方法
TW201318500A (zh) 使用並行處理互連次組件之印刷電路板製造方法
TWM436298U (en) Printed circuit boards

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20121120

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO SE SI SK SM TR

DAX Request for extension of the european patent (deleted)
RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: VIASYSTEMS TECHNOLOGIES CORP., L.L.C.

RA4 Supplementary search report drawn up and despatched (corrected)

Effective date: 20150527

RIC1 Information provided on ipc code assigned before grant

Ipc: H05K 3/46 20060101AFI20150519BHEP

17Q First examination report despatched

Effective date: 20180222

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN WITHDRAWN

18W Application withdrawn

Effective date: 20190603