EP1597757A2 - Verbindungstechnik für leistungshalbleiter mit einer der oberflächenkontur folgenden schicht aus elektrisch isolierendem material - Google Patents
Verbindungstechnik für leistungshalbleiter mit einer der oberflächenkontur folgenden schicht aus elektrisch isolierendem materialInfo
- Publication number
- EP1597757A2 EP1597757A2 EP04705063A EP04705063A EP1597757A2 EP 1597757 A2 EP1597757 A2 EP 1597757A2 EP 04705063 A EP04705063 A EP 04705063A EP 04705063 A EP04705063 A EP 04705063A EP 1597757 A2 EP1597757 A2 EP 1597757A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- layer
- insulating material
- electrically insulating
- component
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/2401—Structure
- H01L2224/2402—Laminated, e.g. MCM-L type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/2405—Shape
- H01L2224/24051—Conformal with the semiconductor or solid-state device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/24226—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the item being planar
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
- H01L2224/45015—Cross-sectional shape being circular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0102—Calcium [Ca]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01058—Cerium [Ce]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
Definitions
- the chip surface is contacted via a solder that is introduced through holes in a ceramic plate.
- the contacts are made using soldered copper posts.
- DCB Direct Copper Bonding
- Power semiconductors are applied to a film stretched in a frame.
- the object of the invention is to provide a method for contacting one or more electrical contact surfaces of a component located on a substrate, which is suitable for power electronics and in which there is the possibility of contacting a conductor track located on the substrate even in the case of high-power components.
- a layer of electrically insulating material on the substrate and the The component is applied such that the layer of electrically insulating material follows the surface contour formed from the substrate and the component, that is to say that the layer of electrically insulating material runs on the surface contour in accordance with the surface contour formed from the substrate and the component.
- logic chips are embedded in a polymer according to the prior art, only the underside of the polymer layer follows the surface contour, but not the polymer layer itself.
- the layer of electrically insulating material follows the surface contour formed from the substrate and the component, there are two advantages, in particular if a power component is used as the component. On the one hand, a sufficient thickness of the layer of electrically insulating material is guaranteed over the edges of the component facing away from the substrate, so that breakdown at high voltages or field strengths is prevented. On the other hand, the layer of electrically insulating material is usually very high in addition to the
- Power component on the substrate is not so thick that an exposure and contacting of contact areas on conductor tracks of the substrate would be problematic.
- the electrical contact surface of the component remains free when the layer of electrically insulating material is applied and / or is exposed after the layer of electrically insulating material has been applied, in particular by opening a window.
- a layer of electrically conductive material is applied to the layer of electrically insulating material and the electrical contact surface of the component.
- the layer of electrically insulating material is therefore a carrier layer for the layer of electrically conductive material.
- the layer of electrically insulating material is in particular not a film.
- the thickness of the layer of electrical, insulating material above the substrate in its rectilinear region deviates by less than 50% from its thickness above the component in its rectilinear region, in particular by less than 20%.
- the thicknesses are preferably approximately the same, that is to say deviate from one another by less than 5% or even less than 1%.
- the percentages relate in particular to the thickness of the layer above the component in its rectilinear area, which accordingly indicates 100%.
- the rectilinear area is used because the layer in the inner edges of the substrate and the component is generally thicker, and generally thinner over the edges of the component facing away from the substrate.
- the substrate For contacting the component with the substrate, the substrate preferably has an electrical contact surface which remains free when the layer of electrically conductive material is applied or is exposed after the layer of electrically insulating material is applied and to which the layer of electrically conductive material is likewise applied becomes.
- the contact surface of the component is connected to the contact surface of the substrate via the layer of electrically conductive material.
- the contact area of the component and the contact area of the substrate are preferably approximately the same size in order to ensure a continuous current flow.
- the electrical contact surface of the component can be left free when the layer of electrically insulating material is applied and / or later exposed. The complete or partial release already during application can be realized particularly advantageously if the layer of electrically insulating material with openings is applied. Then a layer of electrically insulating material with one or more corresponding openings or windows can be used from the outset, which can be created beforehand, for example, by inexpensive punching or cutting.
- the method can be used for power components whose contact area is a have the appropriate size.
- the size of the window should not be more than 99.9% of the size of the side and / or area of the component on which the window is opened, in particular not more than 99% and more preferably not more than 95%.
- the window is opened in particular on the largest and / or on the side of the component facing away from the substrate and preferably has an absolute size of more than 50 mm 2 , in particular more than 70 mm 2 .
- Any substrates on an organic or inorganic basis can be used as substrates.
- Substrates are, for example, PCB (Printed Circuit Board), DCB, IM (Insulated Metal), HTCC (High Temperature Cofired Ceramics) and LTCC (Low Temperature Cofired Ceramics) substrates.
- the layer of electrically insulating material is in particular made of plastic. Depending on the further processing, it can be photosensitive or non-photosensitive.
- curtain casting dipping, in particular one-sided dipping, spraying, in particular electrostatic spraying, printing, in particular screen printing, overmolding, dispensing, spin coating.
- the layer of electrically conductive material that is to say for two-dimensional contact
- physical or chemical deposition of the electrically conductive material is advantageously carried out.
- Such physical processes are sputtering and vapor deposition (Physical Vapor Deposition, PVD).
- Chemical deposition can be carried out from the gaseous phase (Chemical Vapor Deposition, CVD) and / or liquid phase (Liquid Phase Chemical Vapor Deposition). It is also conceivable that a thin electrically conductive partial layer, for example made of titanium / copper, is first applied by one of these methods, on which a thicker electrically conductive partial layer, for example made of copper, is then deposited.
- A is preferably used in the method according to the invention
- Substrate with a surface used with one or more semiconductor chips in particular
- Power semiconductor chips are fitted, on each of which there is or are one or more contact surfaces to be contacted, and the layer of electrically insulating material is applied to this surface under vacuum, so that the layer of electrically ⁇ insulating material.
- Surface including each semiconductor chip and each contact area closely covered and adheres to this surface including each semiconductor chip.
- the layer of electrically insulating material is designed so that a height difference of up to 10.00 ⁇ m can be overcome. The height difference is caused, among other things, by the topology of the substrate and by the semiconductor chips arranged on the substrate.
- the thickness of the layer of electrically insulating material can be 10 ⁇ m to 500 ⁇ m.
- a layer of electrically insulating material with a thickness of 25 to 150 ⁇ m is preferably applied.
- the application is repeated until a certain thickness of the layer of electrically insulating material is reached.
- partial layers made of electrically insulating material of smaller thickness are processed to form a layer made of electrically insulating material of higher thickness.
- These partial layers made of electrically insulating material advantageously consist of a type of plastic material. It is also conceivable that the partial layers made of electrically insulating material consist of several different plastic materials. The result is a layer made of partial layers of electrically insulating material.
- a window in the layer of electrically insulating material is opened by laser ablation to expose the electrical contact surface of the component.
- the wavelength of a laser used for this is between 0.1 ⁇ m and 11 ⁇ m.
- the power of the laser is between 1 W and 100 W.
- a CO 2 laser with a wavelength of 9.24 ⁇ m is preferably used.
- the windows are opened without damaging a chip contact made of aluminum, gold or copper, which may be under the layer of insulating material.
- a photosensitive layer made of electrically insulating material is used and a window is opened by a photolithographic process to expose the electrical contact surface of the component.
- the photolithographic process comprises exposing the photosensitive layer of electrically insulating material and developing and thus removing the exposed or unexposed areas of the layer of electrically insulating material.
- a cleaning step is optionally carried out in which remnants of the layer of electrically insulating material are removed.
- the cleaning step is carried out, for example, by wet chemistry. In particular, a plasma cleaning process is also conceivable.
- a layer of several partial layers of different, electrically conductive material arranged one above the other is used.
- different metal layers are applied one above the other.
- the number of sub-layers or metal layers is, in particular, 2 to 5.
- a sub-layer functioning as a diffusion barrier can be integrated, for example, by the electrically conductive layer composed of a plurality of sub-layers.
- Such a partial layer consists, for example, of a titanium-tungsten alloy (TiW).
- TiW titanium-tungsten alloy
- a partial layer that promotes or improves adhesion is advantageously applied directly to the surface to be contacted.
- Partial layer consists for example of titanium.
- At least one conductor track is produced from the electrically conductive material after the two-dimensional contacting and / or on the layer.
- the conductor track can be applied to the layer.
- a is used to generate the conductor track Structuring the layer performed. This means that the conductor track is created in this layer.
- the conductor track is used, for example, to make electrical contact with a semiconductor chip.
- the structuring is usually carried out in a photolithographic process.
- a photoresist can be applied to the electrically conductive layer, dried and then exposed and developed.
- a tempering step may follow in order to stabilize the applied photoresist against subsequent treatment processes.
- Conventional positive and negative resists (coating materials) can be used as photoresist.
- the photo lacquer is applied, for example, by a spraying or dipping process.
- another structurable material can be used with one or more of the following
- Procedures are applied: curtain casting, dipping, in particular one-sided dipping, spraying, in particular electrostatic spraying, printing, in particular screen printing, overmolding, dispensing, spin coating, laminating a film.
- photosensitive foils can also be used, which are laminated on and exposed and developed in a manner comparable to the applied photoresist layer.
- the following can be used to produce the conductor track: in a first sub-step, the electrically conductive layer is structured and in a subsequent sub-step a further metallization is applied to the conductor track produced.
- the conductor track is reinforced.
- copper becomes on the conductor track produced by structuring galvanically deposited in a thickness of 1 ⁇ m to 400 ⁇ m.
- the photoresist layer or the laminated film or the structurable material used alternatively is then removed. This can be done, for example, with an organic solvent, an alkaline developer or the like. Subsequent differential etching removes the flat, metallically conductive layer that is not reinforced with the metallization.
- the reinforced conductor track is retained.
- the steps of laminating, exposing, contacting and generating the conductor track are carried out several times to produce a multilayer device.
- the invention advantageously provides a novel technology for the electrical contacting and wiring of connection pads or contact surfaces which are arranged on semiconductor chips, in particular on power semiconductor chips.
- the flat connection and the special insulation result in a low-inductance connection in order to enable fast and low-loss switching.
- An electrical insulation layer is produced by applying the layer of electrically insulating material.
- the production of the insulation layer by applying the layer of electrically insulating material according to the invention offers the following advantages: Use at high temperatures. With a suitable choice of material, a layer of electrically insulating material is heat-resistant up to 300 ° C.
- the entire chip contact area can be used so that high currents can be derived.
- the chips can be controlled homogeneously due to the flat contact.
- the inductance of the contact in a contact area is smaller due to the areal geometry than with thick wire bonding.
- Preferred and advantageous configurations of the device result from the preferred configurations of the method.
- Figure 1 shows a method for contacting a power semiconductor.
- the substrate of the example is generally designated 1 in FIG.
- This substrate 1 has, for example, a DCB Substrate consisting of a substrate layer 10 made of ceramic material, a layer 12 made of copper applied to a lower surface of the substrate layer 10 and a layer 11 made of copper applied to a surface of the substrate layer 10 facing away from the lower surface.
- the layer 11 on the upper surface of the substrate layer 10 is partially removed down to the upper surface of the substrate layer 10, so that the upper surface is exposed there.
- Conductor tracks are formed on the substrate by the layers 11 and 12 made of copper.
- One or more are on the surface of the remaining copper layer 11 facing away from the substrate layer 10
- Applied semiconductor chips 2 which may be the same and / or different from each other.
- the semiconductor chip 2 which is preferably a power semiconductor chip, contacts the upper surface of the layer 11 of copper with a contact surface, not shown, which is present on a lower surface of the semiconductor chip 2 facing the layer 11 of copper.
- this contact surface is soldered to the layer 11 made of copper.
- the contact area on the lower surface of this semiconductor chip 2 is the contact area of a collector or drain contact and the contact on the upper surface of the semiconductor chip 2 is an emitter or source contact, the contact area of which is the contact area 210.
- the entire upper surface of the substrate 1 equipped with the semiconductor chip 2 is given by the exposed parts of the upper surface of the substrate layer 10, the upper surface of the layer 11 of copper outside of the semiconductor chips 2 and by the free surface of each semiconductor chip 2 itself, which by the upper surface and the lateral surface of this chip 2 is determined.
- step 301 a layer 3 of electrically insulating plastic material is applied under vacuum to the entire surface of the substrate 1 equipped with the semiconductor chip 2, so that the layer 3 of electrically insulating material tightly contacts the surface of the substrate 1 equipped with the semiconductor chip 2 covered and adheres to this surface.
- the layer 3 of electrically insulating material follows that through the exposed parts of the upper surface of the substrate layer 10, the upper one
- the layer 3 made of electrically insulating material is preferably applied in step 301 using one or more of the following procedures: curtain casting, dipping, in particular one-sided dipping, spraying, in particular electrostatic spraying, printing, in particular screen printing, overmolding, dispensing, spin coating.
- the layer 3 made of electrically insulating material serves as an insulator and as a carrier for a layer 4 made of electrically conductive material that is applied further on.
- Typical thicknesses of layer 3 made of electrically insulating material are in the range of 25-150 ⁇ m, whereby larger thicknesses can also be achieved from layer sequences of thinner partial layers made of electrically insulating material. This advantageously enables insulation field strengths in the range of a few 10 kV / mm to be achieved.
- each contact surface to be contacted is opened on the surface of the substrate 1, including the component 2, by opening respective windows 31 in FIG.
- a contact area to be contacted is not only a contact area 210 on a semiconductor chip 2, but can also be any region of the upper surface of the layer 11 made of copper or another metal which is exposed by opening a window 31 in the layer 3 made of electrically insulating material.
- Contact area (210) is opened is more than 60% of the size of the component, in particular more than 80%.
- One of the windows 31 in the layer 3 made of electrically insulating material is preferably opened by laser ablation.
- each exposed contact surface 210 of the component and exposed contact surface 112 of the substrate is coated with a layer 4 of electrically conductive
- Material preferably metal, is contacted over the surface by metallizing and structuring the exposed contact surfaces 210 and 112 using the usual methods and thus making contact in a planar manner.
- the layer 4 made of electrically conductive material can cover the entire surface of both contact surfaces 210 and 112 as well as on the upper surface of the layer 3 made of electrically insulating material facing away from the surface of the substrate 1 and thereafter, for example, structured photolithographically so that each contact surface 210 and 112 remains in contact with the surface and via the contact surfaces 210 and 112 and the layer 3 Conductive tracks 4, 6 are formed from insulating material.
- step 303 Sputtering a Ti adhesive layer of approximately 100 nm in thickness and a Cu conductive layer 4 of approximately 200 nm in thickness.
- a mask is applied to the upper surface of the layer 3 made of electrically insulating material facing away from the surface of the substrate 1, said mask covering the contact areas 210 and 112 and areas for the contact areas 210 and 112 and the layer 3 leaves conductive tracks 4, 6 extending from insulating material, and that layer 4 of the electrically conductive material is then applied over the entire area to the mask and the contact surfaces 210 and 112 and to the areas free of the mask.
- the mask with the layer 4 located thereon is then removed, so that only the surface-contacted contact surfaces 210 and 112 and the over the contact surfaces 210 and 112 and the layer 3 of insulating material running conductor tracks 4, 6 remain on the mask-free areas.
- a device is then provided from a substrate 1 with component 2 with a surface on which electrical contact surfaces 210, 112 are arranged, in which an insulator in the form of a layer 3 of electrically insulating material is applied to the surface, which is closely attached bears on the surface and adheres to the surface and in which the layer 3 of electrically insulating material has windows 31 in each case at the contact surfaces 210 and 112, in which this contact surface 210, 112 is free of the layer 3 of electrically insulating material and flat with one layer 4 and, for example, is additionally contacted with a layer 6 of electrically conductive material.
- Special designs of this device result from the above description.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Manufacturing Of Printed Wiring (AREA)
- Insulated Metal Substrates For Printed Circuits (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
Description
Claims
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10308978 | 2003-02-28 | ||
DE10308978 | 2003-02-28 | ||
PCT/EP2004/000629 WO2004077548A2 (de) | 2003-02-28 | 2004-01-26 | Verbindungstechnik für leistungshalbleiter |
Publications (1)
Publication Number | Publication Date |
---|---|
EP1597757A2 true EP1597757A2 (de) | 2005-11-23 |
Family
ID=32920649
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP04705063A Withdrawn EP1597757A2 (de) | 2003-02-28 | 2004-01-26 | Verbindungstechnik für leistungshalbleiter mit einer der oberflächenkontur folgenden schicht aus elektrisch isolierendem material |
Country Status (5)
Country | Link |
---|---|
US (2) | US7208347B2 (de) |
EP (1) | EP1597757A2 (de) |
JP (1) | JP4763463B2 (de) |
CN (1) | CN100499053C (de) |
WO (1) | WO2004077548A2 (de) |
Families Citing this family (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7208347B2 (en) * | 2003-02-28 | 2007-04-24 | Siemens Aktiengesellschaft | Connection technology for power semiconductors comprising a layer of electrically insulating material that follows the surface contours |
DE10308928B4 (de) * | 2003-02-28 | 2009-06-18 | Siemens Ag | Verfahren zum Herstellen freitragender Kontaktierungsstrukturen eines ungehäusten Bauelements |
DE102004057494A1 (de) * | 2004-11-29 | 2006-06-08 | Siemens Ag | Metallisierte Folie zur flächigen Kontaktierung |
DE102004061908B4 (de) * | 2004-12-22 | 2009-07-30 | Siemens Ag | Verfahren zum Herstellen einer Schaltungsanordnung auf einem Substrat |
DE102006012007B4 (de) * | 2005-03-16 | 2013-05-16 | Infineon Technologies Ag | Leistungshalbleitermodul mit oberflächenmontierbaren flachen Außenkontakten und Verfahren zur Herstellung desselben und dessen Verwendung |
US7650694B2 (en) * | 2005-06-30 | 2010-01-26 | Intel Corporation | Method for forming multilayer substrate |
DE102006010523B3 (de) * | 2006-02-20 | 2007-08-02 | Siemens Ag | Verfahren zur Herstellung von planaren Isolierschichten mit positionsgerechten Durchbrüchen mittels Laserschneiden und entsprechend hergestellte Vorrichtungen |
US7524775B2 (en) | 2006-07-13 | 2009-04-28 | Infineon Technologies Ag | Method for producing a dielectric layer for an electronic component |
EP1882953A1 (de) * | 2006-07-26 | 2008-01-30 | Siemens Aktiengesellschaft | Stromerfassungsvorrichtung |
DE102007009521B4 (de) * | 2007-02-27 | 2011-12-15 | Infineon Technologies Ag | Bauteil und Verfahren zu dessen Herstellung |
DE102007035902A1 (de) * | 2007-07-31 | 2009-02-05 | Siemens Ag | Verfahren zum Herstellen eines elektronischen Bausteins und elektronischer Baustein |
DE102007036046A1 (de) * | 2007-08-01 | 2009-02-05 | Siemens Ag | Planares elektronisches Modul |
DE102007041926B4 (de) * | 2007-09-04 | 2012-03-29 | Siemens Ag | Verfahren zur elektrischen Isolierung beziehungsweise elektrischen Kontaktierung von ungehäusten elektronischen Bauelementen bei strukturierter Verkapselung |
US9059083B2 (en) | 2007-09-14 | 2015-06-16 | Infineon Technologies Ag | Semiconductor device |
US7838978B2 (en) | 2007-09-19 | 2010-11-23 | Infineon Technologies Ag | Semiconductor device |
US7955901B2 (en) * | 2007-10-04 | 2011-06-07 | Infineon Technologies Ag | Method for producing a power semiconductor module comprising surface-mountable flat external contacts |
US8110912B2 (en) | 2008-07-31 | 2012-02-07 | Infineon Technologies Ag | Semiconductor device |
US7982292B2 (en) | 2008-08-25 | 2011-07-19 | Infineon Technologies Ag | Semiconductor device |
US8970046B2 (en) | 2011-07-18 | 2015-03-03 | Samsung Electronics Co., Ltd. | Semiconductor packages and methods of forming the same |
JP5558595B2 (ja) | 2012-03-14 | 2014-07-23 | 株式会社東芝 | 半導体装置及び半導体装置の製造方法 |
US20160005675A1 (en) * | 2014-07-07 | 2016-01-07 | Infineon Technologies Ag | Double sided cooling chip package and method of manufacturing the same |
DE102014215537A1 (de) | 2014-08-06 | 2016-02-11 | Siemens Aktiengesellschaft | Getakteter Energiewandler |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3099608A (en) * | 1959-12-30 | 1963-07-30 | Ibm | Method of electroplating on a dielectric base |
JPH07193174A (ja) * | 1993-12-27 | 1995-07-28 | Mitsubishi Electric Corp | パッケージ部品及びその製造方法 |
EP0747949A2 (de) * | 1995-06-05 | 1996-12-11 | Motorola, Inc. | Modulgehäuse ohne Drahtbonds und seine Herstellung |
Family Cites Families (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS50122877A (de) * | 1974-03-14 | 1975-09-26 | ||
US4982267A (en) * | 1985-11-18 | 1991-01-01 | Atmel Corporation | Integrated semiconductor package |
JPH04188642A (ja) * | 1990-11-19 | 1992-07-07 | Fujitsu Ltd | 素子実装構造およびその実装方法 |
DE9109295U1 (de) | 1991-04-11 | 1991-10-10 | Export-Contor Außenhandelsgesellschaft mbH, 8500 Nürnberg | Elektronische Schaltungsanordnung |
US5291066A (en) | 1991-11-14 | 1994-03-01 | General Electric Company | Moisture-proof electrical circuit high density interconnect module and method for making same |
DE4228274C2 (de) | 1992-08-26 | 1996-02-29 | Siemens Ag | Verfahren zur Kontaktierung von auf einem Träger angeordneten elektronischen oder optoelektronischen Bauelementen |
US5637922A (en) | 1994-02-07 | 1997-06-10 | General Electric Company | Wireless radio frequency power semiconductor devices using high density interconnect |
KR0144821B1 (ko) * | 1994-05-16 | 1998-07-01 | 양승택 | 저전원전압으로 작동가능한 갈륨비소 반도체 전력소자의 제조 방법 |
JPH0951020A (ja) * | 1995-08-08 | 1997-02-18 | Hitachi Ltd | 半導体装置およびその製造方法ならびにicカード |
JPH1074891A (ja) * | 1997-08-07 | 1998-03-17 | Nec Corp | 半導体装置 |
US5888884A (en) * | 1998-01-02 | 1999-03-30 | General Electric Company | Electronic device pad relocation, precision placement, and packaging in arrays |
FR2780551B1 (fr) * | 1998-06-29 | 2001-09-07 | Inside Technologies | Micromodule electronique integre et procede de fabrication d'un tel micromodule |
US6239980B1 (en) * | 1998-08-31 | 2001-05-29 | General Electric Company | Multimodule interconnect structure and process |
DE19954941C2 (de) * | 1999-11-16 | 2003-11-06 | Fraunhofer Ges Forschung | Verfahren zum Integrieren eines Chips innerhalb einer Leiterplatte |
US6909054B2 (en) * | 2000-02-25 | 2005-06-21 | Ibiden Co., Ltd. | Multilayer printed wiring board and method for producing multilayer printed wiring board |
JP2002343927A (ja) * | 2000-07-12 | 2002-11-29 | Hitachi Maxell Ltd | 半導体モジュール及びその製造方法 |
TW507352B (en) * | 2000-07-12 | 2002-10-21 | Hitachi Maxell | Semiconductor module and producing method therefor |
US20030006493A1 (en) | 2001-07-04 | 2003-01-09 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and manufacturing method thereof |
JP3660918B2 (ja) * | 2001-07-04 | 2005-06-15 | 松下電器産業株式会社 | 半導体装置及びその製造方法 |
CN1575511A (zh) | 2001-09-28 | 2005-02-02 | 西门子公司 | 用于接触基片的电接触面的方法和由具有电接触面的基片形成的装置 |
JP3832641B2 (ja) * | 2001-12-14 | 2006-10-11 | シャープ株式会社 | 半導体装置、積層型半導体装置及び半導体装置の製造方法 |
US6841865B2 (en) * | 2002-11-22 | 2005-01-11 | International Rectifier Corporation | Semiconductor device having clips for connecting to external elements |
US7208347B2 (en) * | 2003-02-28 | 2007-04-24 | Siemens Aktiengesellschaft | Connection technology for power semiconductors comprising a layer of electrically insulating material that follows the surface contours |
DE10308928B4 (de) * | 2003-02-28 | 2009-06-18 | Siemens Ag | Verfahren zum Herstellen freitragender Kontaktierungsstrukturen eines ungehäusten Bauelements |
CN100468670C (zh) * | 2003-02-28 | 2009-03-11 | 西门子公司 | 带有大面积接线的功率半导体器件的连接技术 |
US7479691B2 (en) * | 2005-03-16 | 2009-01-20 | Infineon Technologies Ag | Power semiconductor module having surface-mountable flat external contacts and method for producing the same |
-
2004
- 2004-01-26 US US10/547,173 patent/US7208347B2/en not_active Expired - Fee Related
- 2004-01-26 WO PCT/EP2004/000629 patent/WO2004077548A2/de active Search and Examination
- 2004-01-26 EP EP04705063A patent/EP1597757A2/de not_active Withdrawn
- 2004-01-26 JP JP2005518649A patent/JP4763463B2/ja not_active Expired - Fee Related
- 2004-01-26 CN CNB2004800055333A patent/CN100499053C/zh not_active Expired - Fee Related
-
2007
- 2007-03-27 US US11/728,900 patent/US7855451B2/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3099608A (en) * | 1959-12-30 | 1963-07-30 | Ibm | Method of electroplating on a dielectric base |
JPH07193174A (ja) * | 1993-12-27 | 1995-07-28 | Mitsubishi Electric Corp | パッケージ部品及びその製造方法 |
EP0747949A2 (de) * | 1995-06-05 | 1996-12-11 | Motorola, Inc. | Modulgehäuse ohne Drahtbonds und seine Herstellung |
Also Published As
Publication number | Publication date |
---|---|
US7855451B2 (en) | 2010-12-21 |
WO2004077548A3 (de) | 2005-05-12 |
CN1757103A (zh) | 2006-04-05 |
US20070216025A1 (en) | 2007-09-20 |
CN100499053C (zh) | 2009-06-10 |
US7208347B2 (en) | 2007-04-24 |
WO2004077548A2 (de) | 2004-09-10 |
US20060192290A1 (en) | 2006-08-31 |
JP4763463B2 (ja) | 2011-08-31 |
JP2006514785A (ja) | 2006-05-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1597757A2 (de) | Verbindungstechnik für leistungshalbleiter mit einer der oberflächenkontur folgenden schicht aus elektrisch isolierendem material | |
DE102006021959B4 (de) | Leistungshalbleiterbauteil und Verfahren zu dessen Herstellung | |
DE10335153B4 (de) | Schaltungsanordnung auf einem Substrat, die einen Bestandteil eines Sensors aufweist, und Verfahren zum Herstellen der Schaltungsanordnung auf dem Substrat | |
DE10148042B4 (de) | Elektronisches Bauteil mit einem Kunststoffgehäuse und Komponenten eines höhenstrukturierten metallischen Systemträgers und Verfahren zu deren Herstellung | |
WO2003030247A2 (de) | Verfahren zum kontaktieren elektrischer kontaktflächen eines substrats und vorrichtung aus einem substrat mit elektrischen kontaktflächen | |
WO2005101928A1 (de) | Hybrider leiterplattenaufbau zur kompakten aufbautechnik von elektrischen bauelementen | |
DE10308928B4 (de) | Verfahren zum Herstellen freitragender Kontaktierungsstrukturen eines ungehäusten Bauelements | |
DE10351028B4 (de) | Halbleiter-Bauteil sowie dafür geeignetes Herstellungs-/Montageverfahren | |
DE10314172B4 (de) | Verfahren zum Betreiben einer Anordnung aus einem elektrischen Bauelement auf einem Substrat und Verfahren zum Herstellen der Anordnung | |
DE102004009296B4 (de) | Verfahren zum Herstellen einer Anordnung eines elektrischen Bauelements | |
DE102006012007B4 (de) | Leistungshalbleitermodul mit oberflächenmontierbaren flachen Außenkontakten und Verfahren zur Herstellung desselben und dessen Verwendung | |
WO2004077547A2 (de) | Verbindungstechnik für leistungshalbleiter mit grossflächigen anschlüssen | |
WO2007098820A1 (de) | Verfahren zum herstellen und planaren kontaktieren einer elektronischen vorrichtung und entsprechend hergestellte vorrichtung | |
WO2005101496A2 (de) | Verfahren zum strukturierten aufbringen einer laminierbaren folie auf ein substrat für ein halbleitermodul | |
WO2005101480A2 (de) | Mit planarer verbindungstechnik auf einem insbesondere elektrisch leitendem substrat aufgebaute schaltung | |
DE102004019442A1 (de) | An planarer Verbindung angeordneter Kühlkörper | |
WO2005078793A1 (de) | Verfahren zur herstellung eines leistungsmoduls und leistungsmodul | |
WO2004100259A2 (de) | Halbleiterbauelement und verfahren zum herstellen eines halbleiterbauelements | |
WO2005101490A2 (de) | An einer kühlrippe angeordnetes bauelement | |
WO2006058860A2 (de) | Wärmeaustauschvorrichtung für ein halbleiterbauelement und verfahren zu ihrer herstellung | |
DE102004030800B4 (de) | Verfahren zur Herstellung einer keramischen Leiterplatte | |
WO2005101501A1 (de) | Mit einer metallschicht gebildetes gehäuse | |
DE102004061908B4 (de) | Verfahren zum Herstellen einer Schaltungsanordnung auf einem Substrat | |
DE102006025959B4 (de) | Leistungshalbleiteranordnung mit vorderseitig aufgelötetem Clip und Verfahren zur Herstellung einer solchen |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20050713 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT RO SE SI SK TR |
|
AX | Request for extension of the european patent |
Extension state: AL LT LV MK |
|
DAX | Request for extension of the european patent (deleted) | ||
RBV | Designated contracting states (corrected) |
Designated state(s): DE FR GB SE |
|
RIN1 | Information on inventor provided before grant (corrected) |
Inventor name: WEIDNER, KARL Inventor name: SELIGER, NORBERT Inventor name: ZAPF, JOERG |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: SIEMENS AKTIENGESELLSCHAFT |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: SIEMENS AKTIENGESELLSCHAFT |
|
17Q | First examination report despatched |
Effective date: 20170203 |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: SIEMENS AKTIENGESELLSCHAFT |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 20180517 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H01L 21/60 20060101AFI20040914BHEP |