EP1597756A2 - Verbindungstechnik für leistungshalbleiter mit grossflächigen anschlüssen - Google Patents
Verbindungstechnik für leistungshalbleiter mit grossflächigen anschlüssenInfo
- Publication number
- EP1597756A2 EP1597756A2 EP04704561A EP04704561A EP1597756A2 EP 1597756 A2 EP1597756 A2 EP 1597756A2 EP 04704561 A EP04704561 A EP 04704561A EP 04704561 A EP04704561 A EP 04704561A EP 1597756 A2 EP1597756 A2 EP 1597756A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- layer
- component
- insulating material
- electrically insulating
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 239000004065 semiconductor Substances 0.000 title claims description 31
- 239000012777 electrically insulating material Substances 0.000 claims abstract description 70
- 239000000758 substrate Substances 0.000 claims abstract description 67
- 238000000034 method Methods 0.000 claims description 49
- 239000004020 conductor Substances 0.000 claims description 39
- 239000000463 material Substances 0.000 claims description 12
- 238000007598 dipping method Methods 0.000 claims description 9
- 239000004033 plastic Substances 0.000 claims description 8
- 229920003023 plastic Polymers 0.000 claims description 8
- 238000010030 laminating Methods 0.000 claims description 7
- 238000005507 spraying Methods 0.000 claims description 5
- 238000007590 electrostatic spraying Methods 0.000 claims description 4
- 238000007639 printing Methods 0.000 claims description 4
- 238000007650 screen-printing Methods 0.000 claims description 4
- 238000004528 spin coating Methods 0.000 claims description 4
- 238000005496 tempering Methods 0.000 claims description 4
- 239000004593 Epoxy Substances 0.000 claims description 3
- 239000004696 Poly ether ether ketone Substances 0.000 claims description 3
- 239000004698 Polyethylene Substances 0.000 claims description 3
- 239000004642 Polyimide Substances 0.000 claims description 3
- 238000005266 casting Methods 0.000 claims description 3
- 238000000608 laser ablation Methods 0.000 claims description 3
- 238000004519 manufacturing process Methods 0.000 claims description 3
- 229920002530 polyetherether ketone Polymers 0.000 claims description 3
- 229920000573 polyethylene Polymers 0.000 claims description 3
- 229920001721 polyimide Polymers 0.000 claims description 3
- -1 polyethylene Polymers 0.000 claims description 2
- 150000008442 polyphenolic compounds Chemical class 0.000 claims description 2
- 235000013824 polyphenols Nutrition 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 127
- 239000010949 copper Substances 0.000 description 21
- 229910052802 copper Inorganic materials 0.000 description 19
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 17
- 229920002120 photoresistant polymer Polymers 0.000 description 7
- 238000009413 insulation Methods 0.000 description 6
- 229910052751 metal Inorganic materials 0.000 description 6
- 239000002184 metal Substances 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 5
- 229920000642 polymer Polymers 0.000 description 5
- 230000008901 benefit Effects 0.000 description 4
- 238000003475 lamination Methods 0.000 description 4
- 238000001465 metallisation Methods 0.000 description 4
- 239000010936 titanium Substances 0.000 description 4
- 239000000919 ceramic Substances 0.000 description 3
- 238000004140 cleaning Methods 0.000 description 3
- 239000011810 insulating material Substances 0.000 description 3
- 229910052719 titanium Inorganic materials 0.000 description 3
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- 239000000853 adhesive Substances 0.000 description 2
- 230000001070 adhesive effect Effects 0.000 description 2
- 238000005234 chemical deposition Methods 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 239000004922 lacquer Substances 0.000 description 2
- 239000007791 liquid phase Substances 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 238000003825 pressing Methods 0.000 description 2
- 229910000679 solder Inorganic materials 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 239000004952 Polyamide Substances 0.000 description 1
- 229910001080 W alloy Inorganic materials 0.000 description 1
- 239000000654 additive Substances 0.000 description 1
- 239000002318 adhesion promoter Substances 0.000 description 1
- 239000012790 adhesive layer Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 229910010293 ceramic material Inorganic materials 0.000 description 1
- 238000004132 cross linking Methods 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000010292 electrical insulation Methods 0.000 description 1
- 238000004070 electrodeposition Methods 0.000 description 1
- 238000001652 electrophoretic deposition Methods 0.000 description 1
- 238000004924 electrostatic deposition Methods 0.000 description 1
- 239000011888 foil Substances 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 239000007792 gaseous phase Substances 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 230000017525 heat dissipation Effects 0.000 description 1
- 230000036039 immunity Effects 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 239000003960 organic solvent Substances 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 239000003973 paint Substances 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 238000005289 physical deposition Methods 0.000 description 1
- 229920002647 polyamide Polymers 0.000 description 1
- 230000008092 positive effect Effects 0.000 description 1
- 238000004080 punching Methods 0.000 description 1
- 230000002787 reinforcement Effects 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 230000035939 shock Effects 0.000 description 1
- 150000004756 silanes Chemical class 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 230000000930 thermomechanical effect Effects 0.000 description 1
- 229920001169 thermoplastic Polymers 0.000 description 1
- 229920001187 thermosetting polymer Polymers 0.000 description 1
- 239000004416 thermosoftening plastic Substances 0.000 description 1
- MAKDTFFYCIMFQP-UHFFFAOYSA-N titanium tungsten Chemical compound [Ti].[W] MAKDTFFYCIMFQP-UHFFFAOYSA-N 0.000 description 1
- 238000002604 ultrasonography Methods 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
- 239000012808 vapor phase Substances 0.000 description 1
- 238000007704 wet chemistry method Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/2401—Structure
- H01L2224/24011—Deposited, e.g. MCM-D type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/2401—Structure
- H01L2224/2402—Laminated, e.g. MCM-L type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/2405—Shape
- H01L2224/24051—Conformal with the semiconductor or solid-state device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/24226—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the item being planar
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0102—Calcium [Ca]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01051—Antimony [Sb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01058—Cerium [Ce]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01061—Promethium [Pm]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15798—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
Definitions
- the chip surface is contacted via a solder that is introduced through holes in a ceramic plate.
- the contacts are made using soldered copper posts.
- DCB Direct Copper Bonding
- Power semiconductors are applied to a film stretched in a frame.
- the object of the invention is to provide a method for contacting one or more electrical contact surfaces of a component located on a substrate, which is suitable for power electronics and in which there is the possibility of contacting adapted to high powers.
- the electrical contact surface of the component is at least partially exposed.
- a window is opened with more than 60% of the size of the side and / or surface of the component on which the window is opened, in particular more than 80%.
- the method is therefore particularly suitable for power components for which a contact window and a contact area of appropriate size are provided when contacting a flat conductor.
- the window is opened in particular on the largest and / or on the side of the component facing away from the substrate and preferably has an absolute size of more than 50 mm 2 , in particular more than 70 mm 2 or even more than 100 mm 2 .
- the layer of electrically insulating material can also be applied in such a way that the contact surface of the component remains at least partially free - by a window with more than 60% of the size of the side and / or surface of the Component is open, on which the window is open, in particular more than 80%.
- the complete or partial release already during application can be realized particularly advantageously if the layer of electrically insulating material is applied in the form of a film. Then a film with one or more corresponding openings or windows can be used from the outset, which can be produced beforehand, for example, by inexpensive punching or cutting.
- a layer of electrically conductive material is applied to the layer of electrically insulating material and the electrical contact surface of the component.
- the layer of electrically insulating material is therefore a carrier layer for the layer of electrically conductive material.
- the size of the window should not be more than 99.9% of the size of the side and / or area of the component on which the window is opened, in particular not more than 99% and more preferably not more than 95%.
- the substrate For contacting the component with the substrate, the substrate preferably has an electrical contact surface which remains free and / or is exposed and to which the layer of electrically conductive material is likewise applied.
- the contact surface of the component is connected to the contact surface of the substrate via the layer of electrically conductive material.
- the contact area of the component and the contact area of the substrate are preferably approximately the same size in order to ensure a continuous current flow.
- the substrate and the component form a surface contour.
- the layer of electrically insulating material is applied in particular on the substrate and the component in such a way that the layer of electrically insulating material follows the surface contour formed from the substrate and the component, that is to say that the layer of electrically insulating material corresponds to the surface contour formed from the substrate and component runs on the surface contour. If, on the other hand, logic chips are embedded in a polymer according to the prior art, only the underside of the polymer layer follows the surface contour, but not the polymer layer itself. Because the layer of electrically insulating material follows the surface contour formed from the substrate and the component, there are two advantages, in particular if a power component is used as the component.
- the layer of electrically insulating material is not so thick that it would be problematic to expose and contact contact surfaces on the substrate's conductor tracks.
- the thickness of the layer of electrically insulating material above the substrate in its rectilinear region deviates by less than 50% from its thickness above the component in its rectilinear region, in particular by less than 20%.
- the thicknesses are preferably approximately the same, that is to say deviate from one another by less than 5% or even less than 1%.
- the percentages relate in particular to the thickness of the layer above the component in its rectilinear area, which accordingly indicates 100%.
- the rectilinear area is used because the layer in the inner edges of the substrate and the component is generally thicker, and generally thinner over the edges of the component facing away from the substrate.
- any substrates on an organic or inorganic basis can be used as substrates.
- substrates are, for example, PCB (Printed Circuit Board), DCB, IM (Insulated Metal), HTCC (High Temperature Cofired Ceramics) and LTCC (Low Temperature Cofired Ceramics) substrates.
- the layer of electrically insulating material is in particular made of plastic. Depending on the further processing, it can be photosensitive or non-photosensitive.
- curtain casting dipping, in particular one-sided dipping, spraying, in particular electrostatic spraying, printing, in particular screen printing, overmolding, dispensing, spin coating, laminating a film.
- the layer of electrically insulating material is not a film.
- the lamination is advantageously carried out in a vacuum press. Vacuum deep drawing, hydraulic vacuum pressing, vacuum gas pressure pressing or similar laminating processes are also conceivable. The pressure is advantageously applied isostatically.
- the lamination is carried out, for example, at temperatures from 100 ° C to 250 ° C and a pressure of 1 bar to 10 bar.
- the exact process parameters of the lamination, i.e. pressure, temperature, time etc. depend among other things on the topology of the substrate, the plastic material of the film and the thickness of the film.
- the film can consist of any thermoplastics, thermosets and mixtures thereof.
- the film is preferably and advantageously a film made from a plastic material based on polyimide (PI), polyethylene (PE), polyphenol, polyether ether ketone (PEEK) and / or epoxy.
- PI polyimide
- PE polyethylene
- PEEK polyether ether ketone
- the film can have an adhesive coating to improve the adhesion to the surface.
- the substrate surface can also be coated with an adhesion promoter, preferably silane compounds.
- a tempering step is carried out in particular. Through temperature treatment and cross-linking adhesion, thermal, physical and mechanical properties of the film on the surface are improved.
- the layer of electrically conductive material that is to say for two-dimensional contact
- physical or chemical deposition of the electrically conductive material is advantageously carried out.
- Such physical processes are sputtering and vapor deposition (Physical Vapor Deposition, PVD).
- Chemical deposition can be carried out from the gaseous phase (Chemical Vapor Deposition, CVD) and / or liquid phase (Liquid Phase Chemical Vapor Deposition). It is also conceivable that a thin electrically conductive partial layer, for example made of titanium / copper, is first applied by one of these methods, on which a thicker electrically conductive partial layer, for example made of copper, is then deposited.
- a substrate with a surface is used, which with one or more semiconductor chips, in particular
- Power semiconductor chips is fitted, on each of which there is or are one or more contact surfaces to be contacted, and the layer of electrically insulating material is applied to this surface under vacuum, so that the layer of electrically insulating material covers this surface including each semiconductor chip and each Contact area closely covered and adheres to this surface including each semiconductor chip.
- the layer of electrically insulating material is designed so that a height difference of up to 1000 ⁇ m can be overcome.
- the height difference is caused, among other things, by the topology of the substrate and by the semiconductor chips arranged on the substrate.
- the thickness of the layer of electrically insulating material can be 10 ⁇ m to 500 ⁇ m.
- a layer of electrically insulating material with a thickness of 25 to 150 ⁇ m is preferably applied.
- the application is repeated until a certain thickness of the layer of electrically insulating material is reached.
- partial layers made of electrically insulating material of smaller thickness are processed to form a layer made of electrically insulating material of higher thickness.
- These partial layers made of electrically insulating material advantageously consist of a type of plastic material. It is also conceivable that the partial layers of electrically insulating material consist of several different plastic materials. The result is a layer made of partial layers of electrically insulating material.
- a window in the layer of electrically insulating material is opened by laser ablation to expose the electrical contact surface of the component.
- a wavelength of a laser used for this is between 0.1 ⁇ m and 11 ⁇ m.
- the power of the laser is between 1 W and 100 W.
- a C0 laser with a wavelength of 9.24 ⁇ m is preferably used.
- the windows are opened without damaging a chip contact made of aluminum, gold or copper, which may be under the layer of electrically insulating material.
- a photosensitive layer made of electrically insulating material is used and a window is opened by a photolithographic process to expose the electrical contact surface of the component.
- the photolithographic process includes exposing the photosensitive layer electrically insulating material and developing and thus removing the exposed or unexposed areas of the layer of electrically insulating material.
- a cleaning step is optionally carried out in which remnants of the layer of electrically insulating material are removed.
- the cleaning step is carried out, for example, by wet chemistry. In particular, a plasma cleaning process is also conceivable.
- a layer of several partial layers of different, electrically conductive material arranged one above the other is used.
- different metal layers are applied one above the other.
- the number of sub-layers or metal layers is, in particular, 2 to 5.
- a sub-layer functioning as a diffusion barrier can be integrated, for example, by the electrically conductive layer composed of a plurality of sub-layers.
- Such a sub-layer consists, for example, of one
- Titanium-tungsten alloy TiW
- a partial layer that promotes or improves adhesion is advantageously applied directly to the surface to be contacted.
- Such a partial layer consists, for example, of titanium.
- At least one conductor track is produced from the electrically conductive material after the two-dimensional contacting and / or on the layer.
- the conductor track can be applied to the layer.
- the layer is structured to produce the conductor track.
- the conductor track is used, for example, to make electrical contact with a semiconductor chip.
- the structuring is usually carried out in a photolithographic process.
- a photoresist can be applied to the electrically conductive layer, dried and then exposed and developed.
- a tempering step may follow in order to stabilize the applied photoresist against subsequent treatment processes.
- Conventional positive and negative resists (coating materials) can be used as photoresist.
- the photo lacquer is applied, for example, by a spraying or dipping process.
- another structurable material can be used with one or more of the following
- Procedures are applied: curtain pouring, dipping, in particular one-sided dipping, spraying, in particular electrostatic spraying, printing, in particular screen printing, overmolding, dispensing, spin coating, laminating a film.
- photosensitive foils can also be used, which are laminated on and exposed and developed in a manner comparable to the applied photoresist layer.
- the following can be used to produce the conductor track: in a first sub-step, the electrically conductive layer is structured and in a subsequent sub-step a further metallization is applied to the conductor track produced.
- the conductor track is reinforced.
- copper is electrodeposited to a thickness of 1 ⁇ m to 400 ⁇ m on the conductor track produced by structuring.
- the photoresist layer or the laminated film or the structurable material used alternatively is then removed. This can be done, for example, with an organic solvent, a alkaline developer or the like. Subsequent differential etching removes the flat, metallically conductive layer that is not reinforced with the metallization.
- the reinforced conductor track is retained.
- the steps of laminating, exposing, contacting and generating the conductor track are carried out several times to produce a multilayer device.
- the invention advantageously provides a novel technology for the electrical contacting and wiring of connection pads or contact surfaces which are arranged on semiconductor chips, in particular on power semiconductor chips.
- the flat connection and the special insulation result in a low-inductance connection in order to enable fast and low-loss switching.
- An electrical insulation layer is produced by applying the layer of electrically insulating material.
- the production of the insulation layer by applying the layer of electrically insulating material according to the invention offers the following advantages: Use at high temperatures. With a suitable choice of material, a layer of electrically insulating material is heat-resistant up to 300 ° C.
- DCB substrates can be processed in the benefit.
- the entire chip contact area can be used so that high currents can be derived.
- the chips can be controlled homogeneously due to the flat contact.
- the inductance of the contact in a contact area is smaller due to the areal geometry than with thick wire bonding.
- Preferred and advantageous configurations of the device result from the preferred configurations of the method.
- Figure 1 shows a method for contacting a power semiconductor.
- the substrate of the example is generally designated 1 in FIG.
- This substrate 1 has, for example, a DCB substrate, which consists of a substrate layer 10 made of ceramic material, a layer 12 made of copper applied to a lower surface of the substrate layer 10 and one on a side facing away from the lower surface Surface of the substrate layer 10 applied layer 11 consists of copper.
- the layer 11 on the upper surface of the substrate layer 10 is in some areas up to the upper surface of the
- Substrate layer 10 removed down so that the upper surface is exposed there.
- Conductor tracks are formed on the substrate by the layers 11 and 12 made of copper.
- One or more semiconductor chips 2 which may be the same and / or different from one another, are applied to the surface of the remaining layer 11 of copper facing away from the substrate layer 10.
- the semiconductor chip 2 which is preferably a
- the power semiconductor chip is in contact with a contact surface, not shown, which is present on a lower surface of the semiconductor chip 2 facing the layer 11 of copper, the area of the upper surface of the layer 11 of copper.
- this contact surface with the
- the contact area on the lower surface of this semiconductor chip 2 is the contact area of a collector or
- the drain contact and the contact on the upper surface of the semiconductor chip 2 are an emitter or source contact, the contact area of which is the contact area 210.
- the entire upper surface of the substrate 1 equipped with the semiconductor chip 2 is due to the exposed parts of the upper surface of the substrate layer 10, the upper one Surface of the layer 11 of copper outside of the semiconductor chips 2 and given by the free surface of each semiconductor chip 2 itself, which is determined by the upper surface and the side surface of this chip 2.
- a layer 3 of electrically insulating plastic material is applied under vacuum to the entire surface of the substrate 1 equipped with the semiconductor chip 2, so that the layer 3 of electrically insulating material tightly contacts the surface of the substrate 1 equipped with the semiconductor chip 2 covered and adheres to this surface.
- the layer 3 of electrically insulating material follows that through the exposed parts of the upper surface of the substrate layer 10, the upper surface of the layer 11 of copper outside the semiconductor chips 2 and through the free surface of each semiconductor chip 2 itself, through the upper surface and the lateral surface of this chip 2 is determined, given surface contour.
- the layer 3 made of electrically insulating material is preferably applied in step 301 using one or more of the following procedures: curtain casting, dipping, in particular one-sided dipping, spraying, in particular electrostatic spraying, printing, in particular screen printing, overmolding, dispensing, spin coating.
- the layer 3 made of electrically insulating material can also be applied particularly well by laminating on a film, in particular a film made of a plastic material based on polyamide or epoxy. A tempering step can follow for better adhesion.
- the layer 3 made of electrically insulating material serves as an insulator and as a carrier for a layer 4 made of electrically conductive material that is applied further on.
- Typical thicknesses of the layer 3 made of electrically insulating material are in the range of 25-150 ⁇ m, whereby larger thicknesses can also be achieved from layer sequences of thinner partial layers made of electrically insulating material. This advantageously enables insulation field strengths in the range of a few 10 kV / m to be achieved.
- each contact surface to be contacted is exposed by opening a respective window 31 in the layer 3 made of electrically insulating material.
- a contact area to be contacted is not only a contact area 210 on a semiconductor chip 2, but can also be any region of the upper surface of the layer 11 made of copper or another metal which is exposed by opening a window 31 in the layer 3 made of electrically insulating material.
- the size of the window that is opened for contacting the contact area (210) is more than 60% of the size of the component, in particular more than 80%.
- One of the windows 31 in the layer 3 made of electrically insulating material is preferably opened by laser ablation.
- each exposed contact surface 210 of the component and exposed contact surface 112 of the substrate is surface-contacted with a layer 4 of electrically conductive material, preferably metal, by metallizing and structuring the exposed contact surfaces 210 and 112 using the usual methods and thus making planar contact become.
- the layer 4 made of electrically conductive material can be applied over the entire area both to each contact surface 210 and 112 and also to the upper surface of the layer 3 made of electrically insulating material facing away from the surface of the substrate 1 and can then be structured photolithographically, for example, such that each contact surface 210 and 112 remains in contact with the surface and conductor tracks 4, 6 are formed running over the contact surfaces 210 and 112 and the layer 3 of insulating material.
- step 303 Sputtering a Ti adhesive layer of approximately 100 nm in thickness and a Cu conductive layer 4 of approximately 200 nm in thickness.
- a mask is applied, which leaves the contact areas 210 and 112 and areas for the conductor tracks 4, 6 running over the contact areas 210 and 112 and the layer 3 of ' insulating material, and then the layer 4 of the electrically conductive material over the entire surface of the mask and the contact surfaces 210 and 112 and those free of the mask Areas is applied.
- the mask with the layer 4 located thereon is then removed, so that only the surface-contacted contact areas 210 and 112 and the conductor tracks 4, 6 running over the contact areas 210 and 112 and the layer 3 made of insulating material remain on the mask-free areas.
- a device is then made of a substrate 1 with component 2 with a surface on which electrical contact surfaces 210, 112 are arranged, in which an insulator in the form of a layer 3 of electrically insulating material is applied to the surface is close to the surface and adheres to the surface and in which the layer 3 of electrically insulating material has windows 31 at the contact surfaces 210 and 112, in which this contact surface 210, 112 is free of the layer 3 of electrically insulating material and has a flat surface a layer 4 and for example additionally with a layer 6 made of electrically conductive material.
- Special designs of this device result from the above description.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Manufacturing Of Printed Wiring (AREA)
- Laminated Bodies (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Wire Bonding (AREA)
Abstract
Description
Claims
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10308977 | 2003-02-28 | ||
DE10308977 | 2003-02-28 | ||
PCT/EP2004/000574 WO2004077547A2 (de) | 2003-02-28 | 2004-01-23 | Verbindungstechnik für leistungshalbleiter mit grossflächigen anschlüssen |
Publications (1)
Publication Number | Publication Date |
---|---|
EP1597756A2 true EP1597756A2 (de) | 2005-11-23 |
Family
ID=32920648
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP04704561A Withdrawn EP1597756A2 (de) | 2003-02-28 | 2004-01-23 | Verbindungstechnik für leistungshalbleiter mit grossflächigen anschlüssen |
Country Status (4)
Country | Link |
---|---|
US (1) | US7427532B2 (de) |
EP (1) | EP1597756A2 (de) |
CN (1) | CN100468670C (de) |
WO (1) | WO2004077547A2 (de) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7208347B2 (en) * | 2003-02-28 | 2007-04-24 | Siemens Aktiengesellschaft | Connection technology for power semiconductors comprising a layer of electrically insulating material that follows the surface contours |
DE10308928B4 (de) * | 2003-02-28 | 2009-06-18 | Siemens Ag | Verfahren zum Herstellen freitragender Kontaktierungsstrukturen eines ungehäusten Bauelements |
DE102004057494A1 (de) * | 2004-11-29 | 2006-06-08 | Siemens Ag | Metallisierte Folie zur flächigen Kontaktierung |
DE102004057497B4 (de) * | 2004-11-29 | 2012-01-12 | Siemens Ag | Wärmeaustauschvorrichtung und Verfahren zum Herstellen der Wärmeaustauschvorrichtung sowie Anordnung eines Bauelements und der Wärmeaustauschvorrichtung und Verfahren zum Herstellen der Anordnung |
US7727813B2 (en) | 2007-11-26 | 2010-06-01 | Infineon Technologies Ag | Method for making a device including placing a semiconductor chip on a substrate |
US7982292B2 (en) * | 2008-08-25 | 2011-07-19 | Infineon Technologies Ag | Semiconductor device |
DE102009036418B4 (de) * | 2009-08-06 | 2011-06-22 | Siemens Aktiengesellschaft, 80333 | Wellenleiter, insbesondere beim Dielektrikum-Wand-Beschleuniger |
DE102018214778A1 (de) * | 2018-08-30 | 2020-03-05 | Siemens Aktiengesellschaft | Verfahren zur Fertigung von Leiterbahnen und Elektronikmodul |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3099608A (en) * | 1959-12-30 | 1963-07-30 | Ibm | Method of electroplating on a dielectric base |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4927505A (en) * | 1988-07-05 | 1990-05-22 | Motorola Inc. | Metallization scheme providing adhesion and barrier properties |
DE9109295U1 (de) | 1991-04-11 | 1991-10-10 | Export-Contor Außenhandelsgesellschaft mbH, 8500 Nürnberg | Elektronische Schaltungsanordnung |
US5291066A (en) | 1991-11-14 | 1994-03-01 | General Electric Company | Moisture-proof electrical circuit high density interconnect module and method for making same |
DE4228274C2 (de) | 1992-08-26 | 1996-02-29 | Siemens Ag | Verfahren zur Kontaktierung von auf einem Träger angeordneten elektronischen oder optoelektronischen Bauelementen |
US5289632A (en) * | 1992-11-25 | 1994-03-01 | International Business Machines Corporation | Applying conductive lines to integrated circuits |
US5637922A (en) | 1994-02-07 | 1997-06-10 | General Electric Company | Wireless radio frequency power semiconductor devices using high density interconnect |
US5616886A (en) | 1995-06-05 | 1997-04-01 | Motorola | Wirebondless module package |
DE19830540A1 (de) | 1998-07-08 | 2000-01-13 | Siemens Ag | Elektronischer Schaltungsträger |
DE19954941C2 (de) | 1999-11-16 | 2003-11-06 | Fraunhofer Ges Forschung | Verfahren zum Integrieren eines Chips innerhalb einer Leiterplatte |
TW451392B (en) | 2000-05-18 | 2001-08-21 | Siliconix Taiwan Ltd | Leadframe connecting method of power transistor |
CN1575511A (zh) | 2001-09-28 | 2005-02-02 | 西门子公司 | 用于接触基片的电接触面的方法和由具有电接触面的基片形成的装置 |
-
2004
- 2004-01-23 CN CNB2004800052848A patent/CN100468670C/zh not_active Expired - Fee Related
- 2004-01-23 EP EP04704561A patent/EP1597756A2/de not_active Withdrawn
- 2004-01-23 US US10/547,119 patent/US7427532B2/en not_active Expired - Fee Related
- 2004-01-23 WO PCT/EP2004/000574 patent/WO2004077547A2/de active Search and Examination
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3099608A (en) * | 1959-12-30 | 1963-07-30 | Ibm | Method of electroplating on a dielectric base |
Also Published As
Publication number | Publication date |
---|---|
US7427532B2 (en) | 2008-09-23 |
CN100468670C (zh) | 2009-03-11 |
US20060252253A1 (en) | 2006-11-09 |
WO2004077547A3 (de) | 2005-05-19 |
CN1799134A (zh) | 2006-07-05 |
WO2004077547A2 (de) | 2004-09-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1597757A2 (de) | Verbindungstechnik für leistungshalbleiter mit einer der oberflächenkontur folgenden schicht aus elektrisch isolierendem material | |
WO2003030247A2 (de) | Verfahren zum kontaktieren elektrischer kontaktflächen eines substrats und vorrichtung aus einem substrat mit elektrischen kontaktflächen | |
DE10335153B4 (de) | Schaltungsanordnung auf einem Substrat, die einen Bestandteil eines Sensors aufweist, und Verfahren zum Herstellen der Schaltungsanordnung auf dem Substrat | |
DE102005047856B4 (de) | Halbleiterbauteil mit in Kunststoffgehäusemasse eingebetteten Halbleiterbauteilkomponenten, Systemträger zur Aufnahme der Halbleiterbauteilkomponenten und Verfahren zur Herstellung des Systemträgers und von Halbleiterbauteilen | |
WO2005101928A1 (de) | Hybrider leiterplattenaufbau zur kompakten aufbautechnik von elektrischen bauelementen | |
DE10308928B4 (de) | Verfahren zum Herstellen freitragender Kontaktierungsstrukturen eines ungehäusten Bauelements | |
EP1817795A1 (de) | Metallisierte folie zur flächigen kontaktierung | |
DE10314172B4 (de) | Verfahren zum Betreiben einer Anordnung aus einem elektrischen Bauelement auf einem Substrat und Verfahren zum Herstellen der Anordnung | |
EP1597756A2 (de) | Verbindungstechnik für leistungshalbleiter mit grossflächigen anschlüssen | |
DE102004009296B4 (de) | Verfahren zum Herstellen einer Anordnung eines elektrischen Bauelements | |
EP1989731A1 (de) | Verfahren zum herstellen und planaren kontaktieren einer elektronischen vorrichtung und entsprechend hergestellte vorrichtung | |
DE102006012007A1 (de) | Leistungshalbleitermodul mit oberflächenmontierbaren flachen Außenkontakten und Verfahren zur Herstellung desselben | |
WO2005101496A2 (de) | Verfahren zum strukturierten aufbringen einer laminierbaren folie auf ein substrat für ein halbleitermodul | |
WO2005101480A2 (de) | Mit planarer verbindungstechnik auf einem insbesondere elektrisch leitendem substrat aufgebaute schaltung | |
WO2005078793A1 (de) | Verfahren zur herstellung eines leistungsmoduls und leistungsmodul | |
WO2006058860A2 (de) | Wärmeaustauschvorrichtung für ein halbleiterbauelement und verfahren zu ihrer herstellung | |
WO2004100259A2 (de) | Halbleiterbauelement und verfahren zum herstellen eines halbleiterbauelements | |
DE102004019442A1 (de) | An planarer Verbindung angeordneter Kühlkörper | |
DE102011054377A1 (de) | Herstellung einer Vorrichtung mit einem Halbleiterchip | |
WO2005101490A2 (de) | An einer kühlrippe angeordnetes bauelement | |
WO2005101501A1 (de) | Mit einer metallschicht gebildetes gehäuse | |
DE102004061908B4 (de) | Verfahren zum Herstellen einer Schaltungsanordnung auf einem Substrat | |
DE102013215647A1 (de) | Leistungselektronisches Modul und Verfahren zur Herstellung eines leistungselektronischen Moduls | |
DE102007036046A1 (de) | Planares elektronisches Modul |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20050713 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT RO SE SI SK TR |
|
AX | Request for extension of the european patent |
Extension state: AL LT LV MK |
|
DAX | Request for extension of the european patent (deleted) | ||
RBV | Designated contracting states (corrected) |
Designated state(s): DE FR GB SE |
|
RIN1 | Information on inventor provided before grant (corrected) |
Inventor name: ZAPF, JOERG Inventor name: SELIGER, NORBERT Inventor name: WEIDNER, KARL |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: SIEMENS AKTIENGESELLSCHAFT |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: SIEMENS AKTIENGESELLSCHAFT |
|
17Q | First examination report despatched |
Effective date: 20161125 |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: SIEMENS AKTIENGESELLSCHAFT |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 20180517 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H01L 21/60 20060101AFI20040913BHEP |