EP1297533A1 - Magnetischer speicher - Google Patents

Magnetischer speicher

Info

Publication number
EP1297533A1
EP1297533A1 EP01940492A EP01940492A EP1297533A1 EP 1297533 A1 EP1297533 A1 EP 1297533A1 EP 01940492 A EP01940492 A EP 01940492A EP 01940492 A EP01940492 A EP 01940492A EP 1297533 A1 EP1297533 A1 EP 1297533A1
Authority
EP
European Patent Office
Prior art keywords
magnetic
memory
layer
regions
magnetic memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP01940492A
Other languages
English (en)
French (fr)
Other versions
EP1297533B1 (de
Inventor
Kars-Michiel H. Lenssen
Jacobus J. M. Ruigrok
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP BV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Priority to EP01940492A priority Critical patent/EP1297533B1/de
Publication of EP1297533A1 publication Critical patent/EP1297533A1/de
Application granted granted Critical
Publication of EP1297533B1 publication Critical patent/EP1297533B1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/14—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/14—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements
    • G11C11/15—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements using multiple magnetic layers
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00—Stock material or miscellaneous articles
    • Y10T428/32—Composite [nonstructural laminate] of inorganic material having metal-compound-containing layer and having defined magnetic layer
    • Y10T428/325—Magnetic layer next to second metal compound-containing layer

Definitions

  • the invention relates to a magnetic memory comprising an array of magnetic memory elements, each memory element including at least one layer of a magnetic material, said memory being provided with a shielding layer against magnetic fields.
  • Magnetic memories may take the place of SRAM, DRAM, FLASH and nonvolatile memories, such as EPROM and EEPROM owing to the short read and write times, the non- volatile memory and the comparatively low power dissipation.
  • the operation of the magnetic memory elements is based on a magnetoresistance effect, which means that a magnetic field determines the direction of magnetization of the magnetic material, and, when an electric current is sent through the material, the electric resistance depends upon the orientation of the magnetization, of the magnetic material.
  • a magnetic field By means of a magnetic field, the direction of magnetization can be switched to two states. One magnetization state corresponds to a comparatively low resistance, a 0, the other state corresponds to a comparatively high resistance, a 1.
  • the memory By directing the magnetization in each memory element by means of a local magnetic field, the memory can be written. External magnetic fields can erase the memory when the magnetic field changes the orientation of the direction of magnetization. Shielding against magnetic disturbing fields is necessary.
  • the material of the shielding layer is an electrically non-conducting ferrite.
  • a drawback of the known shielding layer resides in that comparatively strong magnetic disturbing fields of, for example, several tens of kA/m cannot be stopped completely because the ferrite shielding layer becomes magnetically saturated. Once the shielding layer is magnetically saturated, the magnetic field penetrates through the shielding layer, as a result of which the stored magnetization direction in the memory elements can flip over and the non- volatile memory may be erased. Weak magnetic fields of several kA/m are sufficient to erase memory elements. In certain applications, for example smart cards, the magnetic memories must be protected against strong magnetic disturbing fields of at least 80 kA/m. Shielding against such strong, external magnetic fields is impossible with the known shielding layer.
  • shielding layer must be thicker as the magnetic disturbing field is stronger.
  • Magnetic memories are often provided on Si semiconductor substrates.
  • thin-film technologies are employed to apply layers. Shielding layers whose thickness is above 10 ⁇ m are very expensive owing to the long deposition time.
  • this object is achieved in that the shielding layer is split into mutually separated regions.
  • the shielding layer in the memory in accordance with the invention is split into mutually separated regions, the magnetic field can fan out between the regions.
  • the magnetic field lines are drawn into the material. The density of the magnetic field lines in these regions is reduced with respect to a continuous layer, as a result of which saturation of the magnetization occurs less rapidly, so that a stronger magnetic field can be shielded than in the case of a continuous shielding layer of the same layer thickness.
  • each memory element comprises, in addition to a first layer of a magnetic material, a second layer of a magnetic material, which is separated from said first layer of magnetic material by a non-magnetic material, because magnetoresistance effects occur in such memory elements which exceed the magnetoresistance effect that occurs in a memory element comprising a single layer of magnetic material.
  • Spin valves and magnetic tunnel junctions comprise such a layer packet and have the advantage that they can function as a magnetic memory element when the magnetic fields are weak.
  • a spin valve is a three-layer structure composed of a soft magnetic layer wherein the magnetization changes as a result of a comparatively weak magnetic field, a harder magnetic layer and a noble metal sandwiched therebetween.
  • the two magnetic layers are separated by an electrical insulation layer.
  • the magnetoresistance effect in spin valves and magnetic tunnel junctions is comparatively large, they can very suitably be used as a magnetic memory element.
  • the position of the regions of the shielding layer preferably is such that the perpendicular projection of a region on the memory elements comprises at least one memory element.
  • the perpendicular projection of a region of the shielding layer on the memory elements is advantageous for the perpendicular projection of a region of the shielding layer on the memory elements to comprise a plurality of memory elements, so that the dimensions of the shielding regions can be readily realized and, in general, the shielding effect is also favorably influenced.
  • two conditions In order to provide sufficient shielding against a magnetic disturbing field at the location of the memory elements, two conditions must be met.
  • the magnetization of the material of the shielding layer must remain below the saturation value. Above the saturation value, the field penetrates the material. If the distance between the memory elements and the shielding layer is small, for example 0.5 or less, with respect to the dimensions w of the region, then the magnetization M is given by H app ⁇ is the external magnetic disturbing field, ⁇ is the magnetic susceptibility and t is the thickness of the shielding layer.
  • the magnetic regions may be of arbitrary shape. In general, the regions will be, for example, rectangular, square, round or hexagonal. The dimensions w of a region then correspond to, respectively, a length and a width, a diameter or a diagonal.
  • Sufficient shielding requires, in the first place, that the following equation is met t/w> H a ppi/M s -1/ ⁇ , wherein Ms is the saturation value of the magnetization. If this equation is not met, the shielding layer is subject to saturation.
  • the dimensions w of a region are much smaller than the dimensions w' of a continuous shielding layer extending throughout the surface of the magnetic memory, so that the magnetic disturbing fields can be approximately a factor of w'/w larger before saturation of the magnetization takes place and the magnetic fields are penetrated.
  • the shielding layer is divided into regions, it is also possible, with a view to shielding against a magnetic disturbing field, to choose the thickness of the shielding layer to be smaller than that of an undivided shielding layer.
  • the magnetic disturbing field H app ⁇ of 100 kA/m is attenuated to a much lower magnetic field H of 1 kA/m at the location of the magnetic memory element if the following equation is met: t/w>100/(l* ⁇ )-l/ ⁇ .
  • Magnetic layers such as FeNi have a comparatively large susceptibility value of, for example, 1000.
  • the ratio of the thickness of the shielding layer to the dimensions of each region is >0.1 : 1. It will be clear that the magnetic disturbing field is attenuated less as the t/w ratio is chosen to be smaller. Therefore, it is advantageous if t/w>0.01.
  • the thickness of the shielding layer is much larger than the thickness of the magnetic memory element, for example a factor of 10, so as to ensure that the maximum number of magnetic flux lines of the external magnetic disturbing field pass through the shielding layer, not through the memory elements.
  • the material of the shielding layer has a magnetic susceptibility which is preferably as large as possible, for example in excess of 100.
  • the material also has a high magnetic saturation, for example in excess of 800 kA/m.
  • the magnetic regions influence the reading and writing of the magnetic memory.
  • a local magnetic field is generated by simultaneously sending a current through a word line and a bit line.
  • the magnetic regions of the shielding layer concentrate the local magnetic field in a magnetic memory element.
  • the word line, through which a comparatively large current is sent, is preferably situated between a region of the shielding layer and a magnetic memory element. As a result, the magnetic material of a region reduces the amount of current necessary for reading and writing a magnetic memory.
  • Magnetic memories may be integrated with a semiconductor IC.
  • the IC may comprise a silicon substrate with semiconductor devices.
  • Semiconductor devices are, for example, diodes, bipolar transistors or MOS transistors.
  • the magnetic memory is provided on the semiconductor devices. Said semiconductor devices are connected to the magnetic memory by means of metal tracks.
  • the magnetic memory is capable of electrically communicating with an electronic circuit of semiconductor devices in the Si substrate. The operation of an electronic circuit may be adversely affected by parasitic capacitances.
  • a continuous shielding layer of an electroconductive magnetic material in combination with the substrate results in a comparatively large parasitic capacitance. Said relatively large capacitance drastically limits the speed of the IC.
  • the shielding layer is split into regions, the total parasitic capacitance of the shielding layer is substantially reduced, and the operation of the circuit at high frequencies, for example in the GHz range, is improved.
  • An additional advantage is that the regions of the shielding layer can be arranged over the semiconductor IC in such a manner that semiconductor devices in the IC are shielded against UN light and radiation. If the regions of the shielding layer are situated on top of an IC, said IC is better protected against identification by means of optical methods, owing to the fact that the regions of the shielding layer are not transparent. Besides, the material of the shielding regions is difficult to remove by means of, for example, etching methods, so that reverse engineering of chips is made much more difficult.
  • Fig. 1 diagrammatically shows an embodiment of the magnetic memory elements and the regions of the shielding layer
  • Fig. 2 shows a magnetic memory element comprising a spin valve and a configuration of a shielding region
  • Fig. 3 shows an embodiment of a magnetic memory comprising an array of magnetic tunnel junctions.
  • Fig. 4 is a diagrammatic, cross-sectional view of an embodiment of a magnetic memory integrated with a semiconductor IC.
  • the magnetic memory 1 shown in Fig. 1 comprises an array of memory elements 2.
  • Each memory element 3 comprises at least one layer of magnetic material 4.
  • AMR anisotropic magnetoresistance effect
  • AMR anisotropic magnetoresistance effect
  • a memory element 3 operates better as the magnetoresistance effect is larger.
  • a giant magnetoresistance (GMR) effect is brought about by spin-dependent scattering in inhomogeneous magnetic systems, such as in a stack of magnetic and nonmagnetic metallic layers. If the magnetizations of the individual magnetic layers are switched in one direction by the application of an external magnetic field, then a kind of short-circuit for the electrons with one specific spin direction occurs. As a result, if the magnetizations extend in parallel directions, the resistance is lower than in the case where the magnetizations are anti-parallel. As a result, the resistance in the multilayer may decrease phenomenally to typically approximately 40 to 60% at room temperature. The magnetic field necessary to break the spontaneous magnetic coupling is rather large though, typically several hundred kA/m.
  • Memory elements which are capable of operating at small magnetic fields are spin valves and magnetic tunnel junctions.
  • a characteristic feature of these memory elements is that a second layer of magnetic material is separated from the first layer by a non-magnetic material.
  • a magnetic memory element may alternatively consist of a hybrid of a ferromagnetic and a semiconductor.
  • the magnetic fringing field of the ferromagnet is sufficient to bring about a Hall effect in the semiconductor.
  • the Hall voltage may be positive or negative, i.e. representing a 0 or a 1, respectively.
  • the shielding layer 14 of the magnetic memory is divided into mutually separated regions 5.
  • the regions 5 may be arbitrarily shaped.
  • the shielding regions 5 are preferably situated at the smallest possible distance 8 from the magnetic memory elements 3. A better shielding result is achieved by providing the shielding regions 5 on either side of the memory elements 3.
  • the dimensions of a shielding region 9 are such that the perpendicular projection of a magnetic shielding region 5 on the memory elements comprises one memory element 3.
  • the shielding regions 5 can be provided directly on the memory elements 3. If the material of the shielding regions 5 is electroconductive, preferably, a thin layer of an insulating material of, for example, AlO x , SiO 2 or Si 3 N 4 is provided between the magnetic memory elements 3 and the magnetic regions 5. In order to shield the memory elements 3 to the extent possible, the material of the regions 5 preferably exhibits a large susceptibility. A susceptibility value of 1000 can be achieved using, for example, NiFe, CoNbZr, FeSi, FeAlSi.
  • the regions 5 are of a thickness 10, which is generally much larger than the thickness of the magnetic memory element 11, so that the magnetic regions 5 function as a kind of short-circuit for the external magnetic disturbing field.
  • Fig. 2 shows a magnetic memory element 3 comprising a spin valve and a possible configuration of a shielding region 5.
  • the spin valve 3 is a three-layer structure composed of a first hard magnetic layer 4 of, for example, CoFe, a second, softer magnetic layer 6 of, for example, NiFe which requires only a small magnetic field to change the magnetization, and a non-magnetic metal 7 of, for example, Cu sandwiched therebetween.
  • Each layer is typically 1 to 10 nm thick.
  • the magnetizations of the layers may be oriented so as to be parallel or anti-parallel with respect to each other.
  • the word line 18 and the bit line 16 serve to write the magnetization direction in the first layer 4 of a selected magnetic memory element 3 and to read the stored magnetization direction from the memory element 3.
  • the word line 18 is situated between a magnetic region 5 and a magnetic memory element 3.
  • Writing takes place by simultaneously sending a comparatively large current through the word line 18 and a current of, for example, 1 mA through the bit line 16, so that the magnetization of the first comparatively hard magnetic layer is directed.
  • Reading of a bit, or in other words the determination of the magnetic orientation of the first layer 4 takes place using a sequence of current pulses having a smaller amplitude which are capable of switching the soft-magnetic layer 6, not the first hard magnetic layer 4.
  • the resistance of the memory element 3 is measured by means of a sense current through the bit line 16 when a sequence of a positive and a negative current pulse is being sent through the word line 18. In this process, the local magnetic field is larger than the switching field of the second, soft-magnetic layer 6 and smaller than the switching field of the hard magnetic layer 4.
  • the first pulse of the pulse sequence places the magnetization of the soft-magnetic layer 6 in a defined starting position.
  • the sign of the resistance change during the second pulse indicates whether the information in the hard-magnetic layer 4 is a 0 or a 1.
  • the pulse sequence corresponds, for example, to an antiparallel-to-parallel orientation of the magnetization, with the electrical resistance changing from high to low.
  • the resistance difference typically is 4 to 18%.
  • FIG. 3 shows a possible embodiment of a magnetic memory 1 comprising an array 2 of magnetic tunnel junctions 3.
  • a magnetic tunnel junction 3 two ferromagnetic layers 4, 6 of, for example, CoFe having a thickness of several nanometers, are separated by an insulation layer 7.
  • the insulation layer is 1 to 2 nm thick and is made, for example, from Al O 3 .
  • a shielding region 5 extends over four memory elements 3.
  • the distance from the memory elements 3 to the shielding layer 14 is smaller than the dimensions of the region 9.
  • saturation of the magnetization caused by the magnetic field must not take place.
  • H app ⁇ 80 kA/m
  • Fig. 4 is a diagrammatic, cross-sectional view of an embodiment of a magnetic memory 1 integrated with a semiconductor IC 12.
  • the Si substrate 13 comprises semiconductor devices, for example diodes, bipolar transistors, MOS devices, or combinations thereof.
  • the magnetic memory 1 is arranged above the semiconductor devices and connected to said semiconductor devices by metal tracks 15.
  • the semiconductor devices are capable of electronically switching the magnetic memory elements 3.
  • a MOS transistor 14 is connected to a bit line 16 of the magnetic memory 1.
  • a second MOS transistor 17 selects the word line 18 of the magnetic memory 1.
  • the magnetic memory 1 can be controlled by an electronic circuit manufactured in or on the Si substrate 13.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Semiconductor Memories (AREA)
  • Hall/Mr Elements (AREA)
  • Mram Or Spin Memory Techniques (AREA)
  • Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
  • Liquid Crystal (AREA)
  • Magnetic Record Carriers (AREA)
  • Luminescent Compositions (AREA)
EP01940492A 2000-06-23 2001-05-16 Magnetischer speicher Expired - Lifetime EP1297533B1 (de)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP01940492A EP1297533B1 (de) 2000-06-23 2001-05-16 Magnetischer speicher

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
EP00202187 2000-06-23
EP00202187 2000-06-23
PCT/EP2001/005635 WO2002005286A1 (en) 2000-06-23 2001-05-16 Magnetic memory
EP01940492A EP1297533B1 (de) 2000-06-23 2001-05-16 Magnetischer speicher

Publications (2)

Publication Number Publication Date
EP1297533A1 true EP1297533A1 (de) 2003-04-02
EP1297533B1 EP1297533B1 (de) 2008-08-27

Family

ID=8171680

Family Applications (1)

Application Number Title Priority Date Filing Date
EP01940492A Expired - Lifetime EP1297533B1 (de) 2000-06-23 2001-05-16 Magnetischer speicher

Country Status (9)

Country Link
US (1) US6661071B2 (de)
EP (1) EP1297533B1 (de)
JP (1) JP4982025B2 (de)
KR (1) KR100806493B1 (de)
CN (1) CN1280831C (de)
AT (1) ATE406660T1 (de)
DE (1) DE60135551D1 (de)
TW (1) TWI249743B (de)
WO (1) WO2002005286A1 (de)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6888178B2 (en) * 2002-01-24 2005-05-03 Massachusetts Institute Of Technology Method and system for magnetically assisted statistical assembly of wafers
CN100412984C (zh) * 2002-02-22 2008-08-20 株式会社东芝 磁随机存取存储器
JP2004047656A (ja) 2002-07-11 2004-02-12 Sony Corp 磁気不揮発性メモリ素子およびその製造方法
JP4182728B2 (ja) * 2002-11-15 2008-11-19 ソニー株式会社 磁気記憶素子の記録方法、磁気記憶装置
CN1729541A (zh) * 2002-12-18 2006-02-01 皇家飞利浦电子股份有限公司 抗窜改封装和方法
AU2003288589A1 (en) * 2002-12-18 2004-07-09 Koninklijke Philips Electronics N.V. Tamper-resistant packaging and approach
TWI330845B (en) * 2002-12-18 2010-09-21 Nxp Bv Method and device for protection of an mram device against tampering
US7712147B2 (en) * 2002-12-18 2010-05-04 Nxp B.V. Method and device for protection of an mram device against tampering
JP4013140B2 (ja) * 2003-01-15 2007-11-28 ソニー株式会社 磁気メモリ装置
US6940153B2 (en) * 2003-02-05 2005-09-06 Hewlett-Packard Development Company, L.P. Magnetic shielding for magnetic random access memory card
CN100364097C (zh) * 2003-03-31 2008-01-23 松下电器产业株式会社 存储单元、使用该存储单元的存储器、存储单元制造方法和存储器记录/读取方法
WO2004088754A1 (ja) 2003-03-31 2004-10-14 Matsushita Electric Industrial Co., Ltd. メモリセルとこれを用いたメモリおよびメモリセルの製造方法ならびにメモリの記録／読出方法
WO2004109704A1 (en) * 2003-06-05 2004-12-16 Koninklijke Philips Electronics N.V. Integrity control for data stored in a non-volatile memory
US20040257861A1 (en) * 2003-06-17 2004-12-23 Berndt Dale F. Method of incorporating magnetic materials in a semiconductor manufacturing process
JP4835974B2 (ja) * 2003-06-20 2011-12-14 日本電気株式会社 磁気ランダムアクセスメモリ
JP2007504455A (ja) * 2003-09-02 2007-03-01 コーニンクレッカ　フィリップス　エレクトロニクス　エヌ　ヴィ 磁気感応性材料を含む回路のための能動的遮蔽
US6859388B1 (en) * 2003-09-05 2005-02-22 Freescale Semiconductor, Inc. Circuit for write field disturbance cancellation in an MRAM and method of operation
US7545662B2 (en) * 2005-03-25 2009-06-09 Taiwan Semiconductor Manufacturing Co., Ltd. Method and system for magnetic shielding in semiconductor integrated circuit
US7445942B2 (en) * 2005-07-15 2008-11-04 Magic Technologies, Inc. Process for manufacturing segmented MRAM array with patterned segmented magnetic shields
JP5423944B2 (ja) * 2008-06-26 2014-02-19 日本電気株式会社 磁気ランダムアクセスメモリ
JP5476185B2 (ja) * 2010-03-31 2014-04-23 ルネサスエレクトロニクス株式会社 半導体装置及び半導体装置の製造方法
KR102007258B1 (ko) * 2012-11-21 2019-08-05 삼성전자주식회사 광전 집적회로 기판의 제조방법
US9954163B2 (en) * 2014-05-15 2018-04-24 Everspin Technologies, Inc. Structures and methods for shielding magnetically sensitive components
US10168143B2 (en) * 2017-03-08 2019-01-01 International Business Machines Corporation Strain monitoring of MRAM arrays

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3708789A (en) * 1971-01-19 1973-01-02 Int Pour L Inf Co Thin film binary data information stores
US5569544A (en) * 1992-11-16 1996-10-29 Nonvolatile Electronics, Incorporated Magnetoresistive structure comprising ferromagnetic thin films and intermediate layers of less than 30 angstroms formed of alloys having immiscible components
US5659499A (en) * 1995-11-24 1997-08-19 Motorola Magnetic memory and method therefor
US5902690A (en) * 1997-02-25 1999-05-11 Motorola, Inc. Stray magnetic shielding for a non-volatile MRAM
US5831920A (en) * 1997-10-14 1998-11-03 Motorola, Inc. GMR device having a sense amplifier protected by a circuit for dissipating electric charges
JPH11238377A (ja) * 1998-02-24 1999-08-31 Motorola Inc 不揮発性磁気抵抗メモリのための浮遊磁気遮へい
US5940319A (en) * 1998-08-31 1999-08-17 Motorola, Inc. Magnetic random access memory and fabricating method thereof
JP2000090658A (ja) * 1998-09-09 2000-03-31 Sanyo Electric Co Ltd 磁気メモリ素子
US6197456B1 (en) * 1999-01-19 2001-03-06 Lsi Logic Corporation Mask having an arbitrary complex transmission function
US6872993B1 (en) * 1999-05-25 2005-03-29 Micron Technology, Inc. Thin film memory device having local and external magnetic shielding

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO0205286A1 *

Also Published As

Publication number Publication date
ATE406660T1 (de) 2008-09-15
JP4982025B2 (ja) 2012-07-25
US6661071B2 (en) 2003-12-09
DE60135551D1 (de) 2008-10-09
EP1297533B1 (de) 2008-08-27
KR20030009287A (ko) 2003-01-29
KR100806493B1 (ko) 2008-02-21
JP2004503102A (ja) 2004-01-29
TWI249743B (en) 2006-02-21
WO2002005286A1 (en) 2002-01-17
US20020008988A1 (en) 2002-01-24
CN1280831C (zh) 2006-10-18
CN1388972A (zh) 2003-01-01

Similar Documents

Publication Publication Date Title
US6661071B2 (en) Memory having plural magnetic layers and a shielding layer
USRE39799E1 (en) Memory cell array and method for manufacturing it
RU2580378C2 (ru) Записываемый магнитный элемент
US7245523B2 (en) Bistable magnetic device using soft magnetic intermediary material
US7957179B2 (en) Magnetic shielding in magnetic multilayer structures
CN104241286B (zh) 存储元件、存储装置、制造存储元件的方法及磁头
KR100498998B1 (ko) 자기저항소자, 자기저항소자를 가진 메모리소자, 및메모리소자를 사용한 메모리
EP1911031B1 (de) Magnetoresistives bauelement
JP2010527516A (ja) スケーラブル不揮発性記憶装置
US6794695B2 (en) Magneto resistive storage device having a magnetic field sink layer
US10037789B2 (en) Magnetic memory and method for writing data into magnetic memory element
US6661688B2 (en) Method and article for concentrating fields at sense layers
US6898115B2 (en) Magnetoresistive element, and magnetic memory using the same
KR100446888B1 (ko) 자기저항효과막 및 그를 이용한 메모리
KR20040047688A (ko) 자기 랜덤 액세스 메모리
US6807092B1 (en) MRAM cell having frustrated magnetic reservoirs
KR100465600B1 (ko) 엠.티.제이. 셀 및 그 제조방법
KR20020090451A (ko) 강자성 쌍극자를 이용한 자기 랜덤 액세스 메모리 셀

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20030123

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

17Q First examination report despatched

Effective date: 20070315

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: NXP B.V.

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REF Corresponds to:

Ref document number: 60135551

Country of ref document: DE

Date of ref document: 20081009

Kind code of ref document: P

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20081208

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20080827

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20080827

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20080827

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20080827

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20080827

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20090127

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20090528

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20080827

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090531

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090531

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20081127

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090531

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090516

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20081128

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090516

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20080827

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20080827

REG Reference to a national code

Ref country code: GB

Ref legal event code: 732E

Free format text: REGISTERED BETWEEN 20120510 AND 20120516

REG Reference to a national code

Ref country code: DE

Ref legal event code: R081

Ref document number: 60135551

Country of ref document: DE

Owner name: CROCUS TECHNOLOGY,INC.(N.D.GES.D.STAATES DELAW, US

Free format text: FORMER OWNER: NXP B.V., EINDHOVEN, NL

Effective date: 20120419

Ref country code: DE

Ref legal event code: R082

Ref document number: 60135551

Country of ref document: DE

Representative=s name: EISENFUEHR SPEISER PATENTANWAELTE RECHTSANWAEL, DE

Effective date: 20120419

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 15

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 16

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 17

REG Reference to a national code

Ref country code: FR

Ref legal event code: TP

Owner name: CROCUS TECHNOLOGY INC., US

Effective date: 20171221

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 18

REG Reference to a national code

Ref country code: FR

Ref legal event code: CA

Effective date: 20180522

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20200421

Year of fee payment: 20

Ref country code: FR

Payment date: 20200422

Year of fee payment: 20

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20200423

Year of fee payment: 20

REG Reference to a national code

Ref country code: DE

Ref legal event code: R071

Ref document number: 60135551

Country of ref document: DE

REG Reference to a national code

Ref country code: GB

Ref legal event code: PE20

Expiry date: 20210515

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20210515