EP0667637A2 - Substrat semi-conducteur monocristallin et procédé de fabrication - Google Patents

Substrat semi-conducteur monocristallin et procédé de fabrication Download PDF

Info

Publication number
EP0667637A2
EP0667637A2 EP95300881A EP95300881A EP0667637A2 EP 0667637 A2 EP0667637 A2 EP 0667637A2 EP 95300881 A EP95300881 A EP 95300881A EP 95300881 A EP95300881 A EP 95300881A EP 0667637 A2 EP0667637 A2 EP 0667637A2
Authority
EP
European Patent Office
Prior art keywords
chamfer
substrate
single crystalline
semiconductor single
crystalline substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP95300881A
Other languages
German (de)
English (en)
Other versions
EP0667637A3 (fr
EP0667637B1 (fr
Inventor
Tamotsu Maruyama
Shigeyuki Satao
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shin Etsu Handotai Co Ltd
Original Assignee
Shin Etsu Handotai Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US08/196,002 priority Critical patent/US5410809A/en
Application filed by Shin Etsu Handotai Co Ltd filed Critical Shin Etsu Handotai Co Ltd
Priority to EP98108490A priority patent/EP0863541A1/fr
Publication of EP0667637A2 publication Critical patent/EP0667637A2/fr
Publication of EP0667637A3 publication Critical patent/EP0667637A3/fr
Application granted granted Critical
Publication of EP0667637B1 publication Critical patent/EP0667637B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H01L21/02373—Group 14 semiconducting materials
    • H01L21/02381—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02524—Group 14 semiconducting materials
    • H01L21/02532—Silicon, silicon germanium, germanium
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S117/00—Single-crystal, oriented-crystal, and epitaxy growth processes; non-coating apparatus therefor
    • Y10S117/901—Levitation, reduced gravity, microgravity, space
    • Y10S117/902—Specified orientation, shape, crystallography, or size of seed or substrate
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/974—Substrate surface preparation
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/978—Semiconductor device manufacturing: process forming tapered edges on substrate or adjacent layers
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00—Stock material or miscellaneous articles
    • Y10T428/21—Circular sheet or circular blank
    • Y10T428/219—Edge structure

Definitions

  • This invention relates to a semiconductor single crystalline substrate for vapor-phase growth of an epitaxial layer on the main surface thereof and a method for the production thereof. More particularly, this invention relates to a semiconductor single crystalline substrate such that, when the vapor-phase growth of a very thick epitaxial layer is in process thereon, the otherwise possible occurrence of edge-crowns is precluded by the usage of the substrate and a method for the production of the semiconductor single crystalline substrate.
  • the technique of vapor-phase epitaxial growth resides in attaining vapor-phase growth of a single crystalline thin-film layer for use in the production of such integrated circuits as bipolar transistors and MOSLSI's.
  • This technique constitutes a very important method because it allows epitaxial growth on a clean semiconductor single crystalline substrate with a uniform single crystalline thin film of which crystal orientation is identical with it of the semiconductor single crystalline substrate and permits formation of a steep impurity concentration gradient having a junction with a large difference of dopant concentration.
  • the reactors for vapor-phase epitaxial growth are known in three types, i.e., the vertical type (pancake type), the barrel type (cylindrical type), and the horizontal type. These reactors share a common operating principle of accomplishing the growth of an epitaxial layer, by first, mounting a given semiconductor single crystalline substrate on a susceptor which is a heating plate made of a graphite having a dense SiC coating provided on the surface of the plate, heating the substrate to a predetermined reaction temperature, and introducing a raw material gas into the reaction site for growing an epitaxial layer by thermal decomposition or reduction with hydrogen.
  • a susceptor which is a heating plate made of a graphite having a dense SiC coating provided on the surface of the plate, heating the substrate to a predetermined reaction temperature, and introducing a raw material gas into the reaction site for growing an epitaxial layer by thermal decomposition or reduction with hydrogen.
  • the semiconductor single crystalline substrate for the sake of allowing an epitaxial layer of high quality to be grown thereon, is furnished with various devices.
  • the periphery of the semiconductor single crystalline substrate is given a beveled edge by a work called a chamfering.
  • the substrate while being handled or conveyed, tends to sustain cracks or chippings on the periphery thereof by collision against a hard object.
  • the semiconductor single crystalline substrate while the vapor-phase epitaxial growth is in process, induces abnormal growth called an edge-crown on the periphery thereof.
  • the chamfering therefore, is required to diminish these detrimental phenomena. Numerous inventions covering this technique of chamfering have been applied for patent. JP-A-49-43,881 has issued from one such patent application.
  • the silicon epitaxial wafer to be used therein forms edge-crowns (62a, 62b, and 62c) of a hardly ignorable height in the peripheral part thereof on the obverse and on the reverse side as illustrated in Fig. 8, though this silicon epitaxial wafer has undergone the chamfering work.
  • the edge-crowns mentioned above occur in the peripheral part of an epitaxial wafer on the main obverse side and on the reverse side.
  • the positions where the edge-crowns occur in the peripheral part of the substrate are fixed by the plane orientation of the substrate.
  • the plane orientation of the main obverse surface is ⁇ 100 ⁇ , for example, the edge-crowns occur each at four positions near the peripheral part of the main obverse surface in the direction of ⁇ 011>.
  • the edge crown 62a which occurs on the main obverse surface side (hereinafter referred to as "front crown") is formed on the interface between an epitaxial layer 63 grown on the main obverse surface side of a single crystalline substrate 51 and a facet appeared on a chamfered part 52.
  • edge crowns 62b and 62c which occur on the reverse surface side of the single crystalline substrate 51 (hereinafter referred to as "rear crowns") is formed on the interface between an epitaxial layer grown around the chamfered part on the reverse surface side of the substrate 51 and the facet appeared on the chamfered part 52 (62b), and on a plane in such a manner as to cover the edge of the peripheral part of a protecting film 53 for preventing the phenomenon of autodoping (62c).
  • the height of the edge-crowns are measured by referring the main obverse surface and the reverse surface of the single crystalline substrate 51 as the standard planes.
  • the height H1 of the front crown 62a is measured by referring the surface of the epitaxial layer grown on the main obverse surface of the substrate 51 as the standard plane, and the height H2 of the rear crowns 62b and 62c is measured by referring the reverse surface of the substrate after the removal of the protecting film 53 as the standard plane.
  • the height H1 of the front crown 62a can be reached to 30 ⁇ m in an epitaxial layer grown to about 100 ⁇ m, depending on the growth conditions. If the height H1 of the front crown 62a exceeds 10 ⁇ m, the subsequent process of a device fabrication will be at a disadvantage by causing the front crown 62a to contact with a mask for the formation of a photolithographic pattern at the peripheral part and consequently impairing the contact tightness between the mask and the epitaxial layer 63 and degrading the sharpness of the pattern.
  • the single crystalline substrate 51 tends to be coupled with the susceptor during the growth of the epitaxial layer 63 and, deformation due to the thermal stress generated between the coupled spots of the substrate and the susceptor during cool down will eventually cause cracks and slips.
  • edge-crowns occur exclusively on the main obverse surface side. Since this type of reactor retains a single crystalline substrate by tilting against a substantially upright susceptor, and consequently an area of the chamfered part of the single crystalline substrate contacts with the lower lateral wall of the pocket of the susceptor inevitably, the contact area of the chamfered part of the single crystalline substrate tends to be coupled with the lower lateral wall of the pocket via the epitaxial deposition and inflicts cracks and slips thereon when the epitaxial layer is grown very thick.
  • the reaction gas supply to the periphery of the poket becomes less.
  • the height of edge-crowns decreases as the depth of the pocket is deeper.
  • the epitaxial layer thickness becomes thinner by a low growth rate at the periphery of the layer, resulting the thickness distribution becomes worth.
  • the height of the front crown becomes lower and that of the rear crowns becomes higher when the growth rate is increased. Conversely, the height of the front crown becomes higher and that of the rear crowns becomes lower in proportion as the growth rate is decreased. In short, the edge-crowns on the obverse and the reverse surface side cannot be lower simultaneously by varying the growth rate.
  • the height of the rear crowns will be lower if the protecting film for preventing autodoping is not provided on the reverse surface side.
  • the protecting film for preventing autodoping is not provided on the reverse surface side.
  • it entails autodoping which has an adverse effect on an impurity concentration profile in the transition zone of the substrate and on the impurity concentration distribution in the peripheral part of the epitaxial layer.
  • This invention is directed to the solution of the problem remarked above and is aimed to provide a semiconductor single crystalline substrate with a simple construction such that, while the vapor-phase growth of a very thick epitaxial layer is in process thereon, the occurrence of edge-crowns both on the main obverse surface side and the reverse surface side will be repressed, and the repression of the occurrence of edge-crowns on the main obverse surface side and the reverse surface side will be attained while the phenomenon of autodoping is prevented and the in-plane resistance distribution of the epitaxial layer is kept uniform.
  • Fig. 1 is an explanatory diagram illustrating the condition of occurrence of edge crowns in the vapor-phase growth of an epitaxial layer on a substrate according to this invention.
  • Fig. 2 is an explanatory diagram illustrating the steps of process for the production of a semiconductor epitaxial wafer with sequentially changing cross sections of the wafer; (a) representing a substrate, (b) a step of growth of a protecting film, (c) a step of etching the protecting film, and (d) a step of vapor-phase growth of an epitaxial layer.
  • Fig. 3 is an explanatory diagram illustrating a step of etching the peripheral parts of protecting films grown on the reverse surface side of the substrates.
  • Fig. 4 is a front view of a packing for etching.
  • Fig. 5 is a graph showing the relation between the width of a chamfer and the location of front crowns.
  • Fig. 6 is a graph showing the relation between the width of a chamfer and the heights of front and rear crowns.
  • Fig. 7 is a graph showing the tendency of the heights of rear crowns toward the distance D between the periphery of a protecting film and the innermost part of a chamfer.
  • Fig. 8 is an explanatory diagram illustrating front and rear crowns produced during the growth of a very thick epitaxial wafer by the use of a conventional substrate.
  • the semiconductor single crystalline substrate of the present invention is so chamfered as to fulfill the technical task imposed in association with the problems of the prior art mentioned above and is characterized by setting the width of a chamfer (the distance between the outermost part of the semiconductor single crystalline substrate and the innermost of the chamfer) so that an edge-crown occurred by a vapor-phase epitaxial growth locate on the chamfer.
  • the semiconductor single crystalline substrate of the present invention is provided with a chamfer and has a protecting film for preventing autodoping formed on the reverse surface thereof, and vapor-phase epitaxial layer is grown on the main obverse surface thereof.
  • This semiconductor single crystalline substrate is formed a gap distance between the periphery of the protecting film and the innermost part of the chamfer on the reverse surface, and set the width of the chamfer so that edge-crowns occurred by a vapor-phase epitaxial growth locate on the chamfer.
  • the gap of a distance D [Fig. 2c] between the periphery of the protecting film and the innermost part of the chamfer on the reverse surface is desired to be not more than 5 mm. More desirably, this distance D is not less than 0.5 mm and not more than 2 mm.
  • the width of the chamfer is desired to be not less than 570 ⁇ m.
  • This invention manifests the effect thereof prominently when the thickness of the vapor-phase epitaxial growth is not less than 100 ⁇ m.
  • the method for the production of the semiconductor single crystalline substrate of this invention is characterized by the steps of preparing a semiconductor single crystalline substrate provided with a chamfer and formed a protecting film for preventing autodoping on the reverse surface thereof, attaching corrosion-resistant planar packings having an outside diameter substantially equal to the diameter of the semiconductor single crystalline substrate and having an annular step formed in the peripheral part on each of the surfaces thereof to the each surface of the semiconductor single crystalline substrate, stacking a plurality of the substrates and the packings tightly thereby obtaining a pile, immersing the pile in an etchant thereby removing the parts of the protecting films not attached to the packings, and forming a gap between the periphery of protecting film and the innermost part of the chamfer each on the reverse surface.
  • the pile of substrates and the packings is desired to be immersed in a surface-active agent to permit an etchant permeating between the peripheral parts of the packings and the peripheral parts of the semiconductor single crystalline substrates before the pile is immersed in the etchant.
  • the front crown locates in the interface between the epitaxial layer grown on the main obverse surface side and the facet formed on the chamfer. Since the location of the interface mentioned above is determined by the growth rate difference between the epitaxial layer grown on the main obverse surface and the facet formed on the chamfer, the location is strongly affected by the crystal orientation of the main obverse surface determining the growth rate of crystal, the size of the off-angle, and the crystal orientation of the chamfer, but it is not affected by the width of the chamfer.
  • the location of the front crown 62a is substantially constant without affected by the width of the chamfer as long as the crystal orientation of the main obverse surface, the size of the off-angle, and the crystal orientation of the chamfer are constant.
  • the width L of a chamfer is narrow as the conventional substrate shown in Fig. 8
  • the front crown 62a locates on the main obverse surface.
  • the front crown 5a is located on the chamfer because the distance between the location of the front crown 5a and the outermost part of the chamfer 2 is constant.
  • the extent of the front crown 62a thrusting upward from the main obverse surface decreases, and since the facet surface is grown flat, the skirt of the front crown 62a is absorbed in the facet surface and the front crown 62a becomes substantially and apparently short.
  • the rear crown 62b located on the side closer to the outermost part of the chamfer as shown in Fig. 8 has a similar phenomenon as the front crown 62a.
  • the width L of the chamfer is wide as shown in Fig. 1 and the location of the rear crown 62b closer to the outermost part of the chamber is apart from the boundary between the reverse surface and the chamfer, the extent of the rear crown 62b thrusting upward from the reverse surface decreases, and since the facet surface is grown flat, the skirt of the rear crown 62b is absorbed in the facet surface and the rear crown 62b becomes substantially and apparently short.
  • the rear crown 62c locates on the periphery of the protecting film 53 for preventing autodoping.
  • the width L of the chamfer is wider, the distance between the rear crown 62c and the outermost part of the chamfer 52 is longer. As a result, the height of the rear crown 62c becomes lower, because the raw material gas flowed around the substrate 51 onto the rear surface side is increasingly consumed on the elongated chamfer.
  • the front crown 62a occurs each at four positions in the direction of ⁇ 011> near the periphery of the main obverse surface when the plane orientation of the main obverse surface is ⁇ 100 ⁇ .
  • the particular one of these front crowns 62a that occurs on the orientation flat part formed in the position of the plane orientation ⁇ 100 ⁇ is the most conspicuous.
  • facets of the plane orientations ⁇ 111 ⁇ and ⁇ 311 ⁇ are grown.
  • the ⁇ 111 ⁇ plane forms an angle of 55 °
  • the ⁇ 311 ⁇ plane forms an angle of 25° relative to the ⁇ 100 ⁇ plane.
  • the front crown 62a occurs in the interface between the main obverse surface of the plane orientation ⁇ 100 ⁇ and the facets of the plane orientation ⁇ 311 ⁇ .
  • the locations of the front crowns 62a from the outermost part of the chamfer 52 are roughly equal and independent to the width of chamfer as long as the plane orientation of the main obverse surface, the size of the off-angle, and the plane orientation of the chamfer are invariable.
  • the relation between the locations of the front crowns 62a occurred on the orientation flat and the widths L of chamfers having a symmetrical bevel of 8 ° or 11 ° are shown in Fig. 5.
  • the horizontal axis is the scale of the width of chamfer (the distance between the outermost part of the substrate 51 and the innermost part of the chamfer) L
  • the vertical axis is the scale of the location of the front crowns 62a (the distance from the outermost part of the substrate 51 to the peak of the front crowns 62a).
  • front crowns 62a are roughly constant and independent to the angle of chamfer or the width of chamfer.
  • No front crown 62a is located at a position not less than 570 ⁇ m from the outermost part of the substrate 51.
  • the front crowns locate at the chamfer and the height H1 of the front crowns is low when a silicon epitaxial layer is grown by the vapor-phase method on the main obverse surface of the substrate. This trend is similarly observed with respect to the rear crowns 62b and 62c.
  • the bevel angles of the chamfer 2 may be either symmetrical or asymmetrical between the main obverse surface side and the reverse surface side as long as the width of chamfer is so set that the edge-crowns locate on the beveled surfaces of chamfer.
  • the front and the rear crowns can be repressed as described above by assigning an enough width for the chamfer.
  • the height of the front and the rear edge-crowns can be repressed more effectively by combining the assignment of an enough width to the chamfer with the provision of a suitable distance between the periphery of the protecting film and the innermost part of the chamfer on the reverse surface, described hereinafter.
  • the semiconductor single crystalline substrate is provided on the reverse surface thereof with a protecting film made of an oxide or a nitride for the purpose of preventing the phenomenon of autodoping from the rear surface side of the substrate.
  • autodoping refers to the phenomenon that a dopant in a semiconductor single crystalline substrate is released into the ambient gaseous phase and then doped into a layer in the process of growing. It has an adverse effect on the dopant concentration profile of the transition zone or the impurity distribution at the periphery of the layer.
  • the dopant which causes the autodoping phenomenon is released both from the main obverse surface side and the rear surface side of the substrate.
  • the dopant gas is released substantially only from the reverse surface side. It is, therefore, important that the rear surface side of the substrate is covered with the protecting film for preventing autodoping.
  • the protecting film for preventing autodoping is formed by coating the reverse surface side of the substrate with a nitride film or an oxide film by the CVD process or the thermal oxidation process. During the process, the protecting film as described above grows on the chamfer of the substrate as well.
  • the protecting film mentioned above can prevent the autodoping.
  • the portion of the protecting film which has grown on the chamfer of the substrate must be removed in advance of the process of epitaxial growth. Otherwise, the chamfer is suffered to give rise to nodules in the process of the epitaxial growth.
  • the term "nodules" means small polycrystalline masses abnormally grown on the chamfer.
  • the nodules, while the substrate is in process of transfer, tend to peel off from the substrate and adhere to the surface of the epitaxial layer causing serious degrade of the surface quality. In the process of manufacturing a semiconductor element, the nodules tend to inflict scratches on the exposure mask and cause pinholes in the oxide film and give rise to various troubles.
  • JP-A-01-248,527 teaches a method which comprises the tightly of attaching corrosion-resistant plates tightly to the each surface of a semiconductor substrate, and immersing the resultant pile of the stacking in an etchant for removing the unnecessary part of the protecting film grown on the chamfer of the semiconductor substrate.
  • the part of the protecting film grown on the chamfer can be exclusively removed, and thepart of the protecting film grown on the reverse surfaceof the substrate can be retained intact to the innermost part of the chamfer.
  • the raw material gas diluted with hydrogen gas reaches not only the main obverse surface side of the semiconductor single crystalline substrate but also the chamfer and the peripheral part on the reverse surface side of the substrate, and induces growth of an epitaxial layer there.
  • the protecting film functions as an obstruction against the growth of an epitaxial layer.
  • the epitaxial layer grows over the protecting film abnormally and forms crowns. This is the cause of the rear crowns 62c [Fig. 8].
  • the height H2 of the rear crowns 62c can be ignored normally. However, in the growth of a very thick epitaxial layer such as IGBT, the height H2 of the rear crowns 62c can not be ignored anymore.
  • the occurrence of the rear crowns 62c can be repressed by preparing a gap of a suitable distance between the periphery of the protecting film and the innermost part of the chamfer on the reverse surface, and this gap of a distance reserves for ample growth of the epitaxial layer in the peripheral part on the reverse surface of the substrate.
  • the size (distance) D of the gap between the periphery of the protecting film and the innermost part of the chamfer onthe reverse surface is not more than 5 mm, preferably not less than 0.5 mm and not more than 2 mm, the autodoping toward the main obverse surface of the substrate does not occur substantially because the epitaxial layer grows onto the gap and serves as a film for preventing autodoping during the initial stage of the vapor-phase reaction.
  • the raw material gas reaches to the periphery of the protecting film with increasing difficulty and the epitaxial layer eventually cannot grow because the reverse surface of the substrate is in contact with the pocket of the susceptor. Therefore, when the distance D of the gap exceeds 5 mm, the excess will do more harm than good because the autodoping is markedly exalted in spite of a slight improvement in the repression of the the rear crowns 62c.
  • the formation of the gap of the suitable distance mentioned above is accomplished by the steps of preparing a semiconductor single crystalline substrate provided with a chamfer and formed a protecting film for preventing autodoping, on the reverse surface thereof attaching corrosion-resistant planar packings having an outside diameter substantially equal to the diameter of the semiconductor single crystalline substrate and having an annular step formed in the peripheral part thereof on each of the opposite surfaces thereof to the each surface of the semiconductor single crystalline substrate, stacking a plurality of products of the fast union mentioned above thereby obtaining a pile, and immersing the pile in an etchant thereby removing the parts of the protecting films not attached to the packings, and forming a distance between the periphery of the protecting films and the innermost parts of the chamfers on the reverse surface.
  • the periphery of the protecting film can be matched more precisely with the contour of the annular steps of the packings because the treatment with the surface-active agent enables the etchant to permeate between the peripheral parts of the packings and the peripheral parts of the semiconductor single crystalline substrates.
  • the substrate 1 consequently obtained was set in a vertical vapor-phase epitaxial growth reactor and the reactor was operated under the temperature of 1130°C and growth rate of 1.5 ⁇ m/min to grow a phosphorus-doped n type silicon epitaxial layer 4 having a thickness of 200 ⁇ m and resistivity of 80 ⁇ ⁇ cm on the main obverse surface [Fig. 2d].
  • the front crowns had a height of about 20 ⁇ m when the width L of chamfer was 300 ⁇ m or 500 ⁇ m, and the front crowns had a roughly halved height of not more than 10 ⁇ m when the width L of chamfer was 600 ⁇ m.
  • the rear crowns had a height as large as about 40 ⁇ m when the width L of chamfer was 300 ⁇ m, the rear crowns had a height of about 15 ⁇ m when the width L of chamfer was 500 ⁇ m, and the rear crowns had a markedly decreased height of about 10 ⁇ m when the width L of chamfer was 600 ⁇ m.
  • n type CZ silicon single crystalline substrate 1 measuring 125 mm in diameter and 465 ⁇ m in thickness, exhibiting plane orientation (100) and resistivity of 0.015 ⁇ ⁇ cm, and having a chamfer 2 beveled with a width (L) 600 ⁇ m symmetrically at an equal angle of 8 ° ( ⁇ 1 and ⁇ 2) on the main obverse surface side and the reverse surface side was prepared [Fig. 2a].
  • a protecting film 3 for preventing autodoping was formed by growing an oxide film of 1000 nm in thickness by the normal pressure CVD method [Fig. 2b].
  • planar packings 11 made of polyvinyl chloride, as shown in Fig. 4 having an outside diameter substantially equal to the diameter of the substrate 1 and having an annular step formed in the peripheral part thereof on each of the opposite surfaces thereof were attached to the each surface of the substrate 1, as shown in Fig. 3 to complete a pile stacked tightly with concentric from some tens to some hundreds of substrates 1.
  • the pile was immersed in an etchant 22 such as hydrofluoric acid stored in an etching tank 21 as shown in Fig. 3 so as to remove by etching the parts of the protecting films which were not attached to the packings 11 and were exposed to the etchant 22, namely, the parts on the chamfer 2 and the parts of a suitable distance from the innermost parts of the chamfer 2 on the reverse surface ⁇ the parts indicated by "L + D" in [Fig. 2c] ⁇ were etched off, while parts of the protecting films 3 held in contact with the packings 11 were kept intact.
  • the distance D between the periphery of the protecting film 3 and the innermost part of the chamfer 2 on the reverse surface was prepared with a desired magnitude [Fig. 2c].
  • the main obverse surface of the substrate 1 on which no oxide film had been grown was mirror polished by a mechanical-chemical-polishing.
  • the substrate 1 now containing a mirror surface was loaded in a vertical vapor-phase epitaxial growth reactor. This reactor was operated under the temperature of 1130°C and growth rate of 1.5 ⁇ m/min to form a phosphorus-doped n type silicon epitaxial layer having a thickness of 200 ⁇ m and resistivity of 80 ⁇ ⁇ cm on the main obverse surface thereof [Fig. 2d].
  • Fig. 7 The effect exerted by the distance D between the periphery of the protecting film 3 for preventing autodoping and the innermost part of the chamfer 2 on the reverse surface toward the height of edge-crowns located on the reverse surface is shown in Fig. 7. It is remarked from the diagram that the height of rear crowns decreased as the distance D increased and that the height roughly leveled off when the distance D exceeded 1.5 mm. When the distance D exceeded 5 mm, however, the influence of autodoping became no longer ignorable and the SR (spreading resistance) value decreased in the peripheral part of the epitaxial layer grown on the substrate.
  • SR spreading resistance
  • the edge-crowns had a height of 5 ⁇ m on the main obverse surface and 3 ⁇ m on the reverse surface. A decrease trend of the SR value was not observed in the peripheral part of the epitaxial layer on the substrate.
  • the preceding embodiment represents a case of using a main obverse surface having plane orientation of ⁇ 100 ⁇
  • the present invention can be adapted to the growth of an epitaxial layer on a main obverse surface having some other crystal orientation such as, for example, a plane orientation of ⁇ 111 ⁇ .
  • a suitable value must be found by carrying out an experiment similar to the embodiment mentioned above.
  • the occurrence of front crowns and rear crowns can be repressed in accordance with this invention as by setting the width of a chamfer so that the edge-crowns fall on the beveled surface of the chamfer, or by forming a gap of a suitable distance between the periphery of a protecting film for preventing autodoping and the innermost part of the chamfer on the reverse surface.
  • the occurrence of rear crowns can be restricted while preventing the phenomenon of autodoping thereby, keeping the in-plane resistance uniformity of the epitaxial layer.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
EP95300881A 1993-03-30 1995-02-13 Substrat semi-conducteur monocristallin Expired - Lifetime EP0667637B1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US08/196,002 US5410809A (en) 1993-03-30 1994-02-10 Method of making a bearing cage with depressed slot end
EP98108490A EP0863541A1 (fr) 1994-02-12 1995-02-13 Procédé de fabrication d'un substrat semi-conducteur monocristallin ayant un chanfrin et un film protecteur

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP6037681A JP2827885B2 (ja) 1994-02-12 1994-02-12 半導体単結晶基板およびその製造方法
JP37681/94 1994-02-12
JP3768194 1994-02-12

Related Child Applications (1)

Application Number Title Priority Date Filing Date
EP98108490A Division EP0863541A1 (fr) 1994-02-12 1995-02-13 Procédé de fabrication d'un substrat semi-conducteur monocristallin ayant un chanfrin et un film protecteur

Publications (3)

Publication Number Publication Date
EP0667637A2 true EP0667637A2 (fr) 1995-08-16
EP0667637A3 EP0667637A3 (fr) 1996-11-06
EP0667637B1 EP0667637B1 (fr) 2001-05-09

Family

ID=12504356

Family Applications (2)

Application Number Title Priority Date Filing Date
EP98108490A Withdrawn EP0863541A1 (fr) 1994-02-12 1995-02-13 Procédé de fabrication d'un substrat semi-conducteur monocristallin ayant un chanfrin et un film protecteur
EP95300881A Expired - Lifetime EP0667637B1 (fr) 1993-03-30 1995-02-13 Substrat semi-conducteur monocristallin

Family Applications Before (1)

Application Number Title Priority Date Filing Date
EP98108490A Withdrawn EP0863541A1 (fr) 1994-02-12 1995-02-13 Procédé de fabrication d'un substrat semi-conducteur monocristallin ayant un chanfrin et un film protecteur

Country Status (4)

Country Link
US (2) US5751055A (fr)
EP (2) EP0863541A1 (fr)
JP (1) JP2827885B2 (fr)
DE (1) DE69520846T2 (fr)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1465242A1 (fr) * 2002-01-11 2004-10-06 Nikko Materials Company, Limited Plaquette a semi-conducteurs et son procede de fabrication
CZ301460B6 (cs) * 2007-10-22 2010-03-10 Polovodice, A. S. Výkonová polovodicová soucástka pro obvody s rychlými spínacími soucástkami

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3454033B2 (ja) * 1996-08-19 2003-10-06 信越半導体株式会社 シリコンウェーハおよびその製造方法
JP3368799B2 (ja) 1997-05-22 2003-01-20 住友電気工業株式会社 Ｉｉｉ−ｖ族化合物半導体ウェハおよびその製造方法
US6049124A (en) * 1997-12-10 2000-04-11 Intel Corporation Semiconductor package
JP2001257184A (ja) * 2000-03-13 2001-09-21 Toshiba Ceramics Co Ltd ウェーハの研磨方法
JP2003218033A (ja) * 2002-01-21 2003-07-31 Nikko Materials Co Ltd エピタキシャル成長方法
US7258931B2 (en) * 2002-08-29 2007-08-21 Samsung Electronics Co., Ltd. Semiconductor wafers having asymmetric edge profiles that facilitate high yield processing by inhibiting particulate contamination
JP2005129676A (ja) * 2003-10-23 2005-05-19 Sumitomo Mitsubishi Silicon Corp Ｓｏｉ基板用シリコン基板、ｓｏｉ基板、及びそのｓｏｉ基板の製造方法
JP4682508B2 (ja) * 2003-11-14 2011-05-11 信越半導体株式会社 シリコンエピタキシャルウェーハの製造方法
US20050269621A1 (en) * 2004-06-03 2005-12-08 Micron Technology, Inc. Flash memory devices on silicon carbide
JP4939038B2 (ja) * 2005-11-09 2012-05-23 日立電線株式会社 Ｉｉｉ族窒化物半導体基板
US7838387B2 (en) * 2006-01-13 2010-11-23 Sumco Corporation Method for manufacturing SOI wafer
JP2008004252A (ja) * 2006-05-26 2008-01-10 Tdk Corp 情報媒体用基板および情報媒体
JP2008300521A (ja) * 2007-05-30 2008-12-11 Disco Abrasive Syst Ltd 半導体ウェーハおよびその加工方法
US8389099B1 (en) 2007-06-01 2013-03-05 Rubicon Technology, Inc. Asymmetrical wafer configurations and method for creating the same
US8348720B1 (en) 2007-06-19 2013-01-08 Rubicon Technology, Inc. Ultra-flat, high throughput wafer lapping process
WO2009060913A1 (fr) * 2007-11-08 2009-05-14 Sumco Corporation Procédé de fabrication de plaquette épitaxiale
US8404049B2 (en) 2007-12-27 2013-03-26 Memc Electronic Materials, Inc. Epitaxial barrel susceptor having improved thickness uniformity
JP5795461B2 (ja) * 2009-08-19 2015-10-14 株式会社Sumco エピタキシャルシリコンウェーハの製造方法
JP5445075B2 (ja) * 2009-11-27 2014-03-19 株式会社Ｓｕｍｃｏ エピタキシャルウェーハの製造方法
JP5245180B2 (ja) * 2009-12-01 2013-07-24 三菱電機株式会社 半導体装置の製造方法
DE112012005302T5 (de) * 2012-01-19 2014-09-11 Shin-Etsu Handotai Co., Ltd. Verfahren zur Fertigung eines Epitaxialwafers
JP6035982B2 (ja) * 2012-08-09 2016-11-30 株式会社Sumco エピタキシャルシリコンウェーハの製造方法およびエピタキシャルシリコンウェーハ
US8860040B2 (en) 2012-09-11 2014-10-14 Dow Corning Corporation High voltage power semiconductor devices on SiC
US9738991B2 (en) 2013-02-05 2017-08-22 Dow Corning Corporation Method for growing a SiC crystal by vapor deposition onto a seed crystal provided on a supporting shelf which permits thermal expansion
US9797064B2 (en) 2013-02-05 2017-10-24 Dow Corning Corporation Method for growing a SiC crystal by vapor deposition onto a seed crystal provided on a support shelf which permits thermal expansion
JP6107450B2 (ja) 2013-06-12 2017-04-05 住友電気工業株式会社 炭化珪素半導体装置の製造方法
US9279192B2 (en) * 2014-07-29 2016-03-08 Dow Corning Corporation Method for manufacturing SiC wafer fit for integration with power device manufacturing technology
WO2016088671A1 (fr) 2014-12-02 2016-06-09 昭和電工株式会社 Support de tranche, dispositif de croissance chimique en phase vapeur, tranche épitaxiale et procédé de fabrication associé
CN107230662B (zh) * 2016-03-25 2019-04-09 松下知识产权经营株式会社 Ramo4基板
JP6515866B2 (ja) * 2016-05-09 2019-05-22 信越半導体株式会社 エピタキシャルウェーハの評価方法
JP7207588B1 (ja) * 2022-03-10 2023-01-18 信越半導体株式会社 Ｉｉｉ族窒化物半導体ウエーハ及びその製造方法

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5565429A (en) * 1978-11-10 1980-05-16 Toshiba Corp Preparation of semiconductor element
JPS59227117A (ja) * 1983-06-08 1984-12-20 Nec Corp 半導体装置
DE3717440A1 (de) * 1987-05-23 1988-12-01 Osaka Titanium Halbleiter-plaettchen und verfahren zu seiner herstellung
DE4033683A1 (de) * 1989-11-30 1991-06-06 Motorola Inc Verfahren zur herstellung von wafern mit einer epitaxialen schicht
JPH0567546A (ja) * 1991-09-06 1993-03-19 Hitachi Ltd 半導体基板及びその製造方法

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE37440C (de) * CH. ABEL in Frankfurt a. Oder, Bahnhofstr. 20 Apparat zur Erhitzung von Flüssigkeiten mittels Dampfes
JPS504544B1 (fr) * 1970-12-21 1975-02-20
JPH0624199B2 (ja) * 1982-07-30 1994-03-30 株式会社日立製作所 ウエハの加工方法
US4925809A (en) * 1987-05-23 1990-05-15 Osaka Titanium Co., Ltd. Semiconductor wafer and epitaxial growth on the semiconductor wafer with autodoping control and manufacturing method therefor
JPH01248527A (ja) * 1988-03-29 1989-10-04 Shin Etsu Handotai Co Ltd 半導体単結晶ウェーハの処理方法
JPH0624179B2 (ja) * 1989-04-17 1994-03-30 信越半導体株式会社 半導体シリコンウェーハおよびその製造方法
JPH04199621A (ja) * 1990-11-29 1992-07-20 Kyushu Electron Metal Co Ltd シリコンウエーハの弗酸浸漬処理方法

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5565429A (en) * 1978-11-10 1980-05-16 Toshiba Corp Preparation of semiconductor element
JPS59227117A (ja) * 1983-06-08 1984-12-20 Nec Corp 半導体装置
DE3717440A1 (de) * 1987-05-23 1988-12-01 Osaka Titanium Halbleiter-plaettchen und verfahren zu seiner herstellung
DE4033683A1 (de) * 1989-11-30 1991-06-06 Motorola Inc Verfahren zur herstellung von wafern mit einer epitaxialen schicht
JPH0567546A (ja) * 1991-09-06 1993-03-19 Hitachi Ltd 半導体基板及びその製造方法

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 004, no. 109 (E-020), 6 August 1980 & JP 55 065429 A (TOSHIBA CORP), 16 May 1980, *
PATENT ABSTRACTS OF JAPAN vol. 009, no. 102 (E-312), 4 May 1985 & JP 59 227117 A (NIPPON DENKI KK), 20 December 1984, *
PATENT ABSTRACTS OF JAPAN vol. 017, no. 383 (E-1400), 19 July 1993 & JP 05 067546 A (HITACHI LTD), 19 March 1993, *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1465242A1 (fr) * 2002-01-11 2004-10-06 Nikko Materials Company, Limited Plaquette a semi-conducteurs et son procede de fabrication
EP1465242A4 (fr) * 2002-01-11 2005-08-17 Nikko Materials Co Ltd Plaquette a semi-conducteurs et son procede de fabrication
CZ301460B6 (cs) * 2007-10-22 2010-03-10 Polovodice, A. S. Výkonová polovodicová soucástka pro obvody s rychlými spínacími soucástkami

Also Published As

Publication number Publication date
DE69520846T2 (de) 2002-02-21
EP0863541A1 (fr) 1998-09-09
JPH07226349A (ja) 1995-08-22
EP0667637A3 (fr) 1996-11-06
US5989985A (en) 1999-11-23
DE69520846D1 (de) 2001-06-13
US5751055A (en) 1998-05-12
EP0667637B1 (fr) 2001-05-09
JP2827885B2 (ja) 1998-11-25

Similar Documents

Publication Publication Date Title
US5989985A (en) Semiconductor single crystalline substrate and method for production thereof
EP1225257A2 (fr) Monocristal de SiC, procédé pour sa préparation, dispositif semiconducteur à SiC et matériau composite contenant le SiC
US8133318B2 (en) Epitaxially coated silicon wafer with 110 orientation and method for producing it
SG183019A1 (en) Epitaxially coated silicon wafer and method for producing epitaxially coated silicon wafers
EP0451855A1 (fr) Méthode de fabrication d'une plaquette épitaxiée
WO1987006762A1 (fr) Production de dispositifs semiconducteurs
KR19980087276A (ko) Iii-v족 화합물 반도체 웨이퍼
EP0500130A2 (fr) Méthode de fabrication d'une plaquette semi-conductrice épitaxiée ayant des propriétés de piégeage
US9410265B2 (en) Method for producing a semiconductor wafer composed of silicon with an epitaxially deposited layer
WO2010035409A1 (fr) Procédé de fabrication de plaquette épitaxiale de silicium
US4153486A (en) Silicon tetrachloride epitaxial process for producing very sharp autodoping profiles and very low defect densities on substrates with high concentration buried impurity layers utilizing a preheating in hydrogen
US6965149B2 (en) Epitaxial semiconductor wafer and a manufacturing method thereof
JP2911694B2 (ja) 半導体基板及びその製造方法
JP3424069B2 (ja) エピタキシャルシリコン基板の製造方法
JP2652759B2 (ja) 気相成長装置用バレル型サセプタのウエハポケット
EP0798771A2 (fr) Plaquette de silicium comprenant une couche de silicium amorphe, et sa méthode de fabrication par dépÔt chimique en phase vapeur activé par plasma (PECVD)
JP2789301B2 (ja) 半導体基板とその製造方法
EP0709878B1 (fr) Méthode pour la préparation de substrats individuels à partir d'une tranche de silicium semi-conducteur
JPH0782997B2 (ja) 半導体ウェーハの製造方法
US6171966B1 (en) Delineation pattern for epitaxial depositions
JP2732393B2 (ja) シリンダー型シリコンエピタキシャル層成長装置
JPH0567546A (ja) 半導体基板及びその製造方法
Robinson et al. Characterization of high growth rate epitaxial silicon from a new single wafer reactor
Wakahara et al. A novel method of selective epitaxial growth of InP by metalorganic chemical vapor deposition
US6599758B2 (en) Post-epitaxial thermal oxidation for reducing microsteps on polished semiconductor wafers

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB

RHK1 Main classification (correction)

Ipc: H01L 21/304

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB

17P Request for examination filed

Effective date: 19970319

17Q First examination report despatched

Effective date: 19970820

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB

REF Corresponds to:

Ref document number: 69520846

Country of ref document: DE

Date of ref document: 20010613

ET Fr: translation filed
REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20050208

Year of fee payment: 11

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20050209

Year of fee payment: 11

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20060213

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20060213

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20061031

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20060228

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20130206

Year of fee payment: 19

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 69520846

Country of ref document: DE

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 69520846

Country of ref document: DE

Effective date: 20140902

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140902