Classifications

• • G—PHYSICS
  • G06—COMPUTING; CALCULATING OR COUNTING
  • G06F—ELECTRIC DIGITAL DATA PROCESSING
  • G06F9/00—Arrangements for program control, e.g. control units
• • G—PHYSICS
  • G06—COMPUTING; CALCULATING OR COUNTING
  • G06F—ELECTRIC DIGITAL DATA PROCESSING
  • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
  • G06F13/38—Information transfer, e.g. on bus
  • G06F13/40—Bus structure
  • G06F13/4063—Device-to-bus coupling
  • G06F13/4068—Electrical coupling
• • G—PHYSICS
  • G06—COMPUTING; CALCULATING OR COUNTING
  • G06F—ELECTRIC DIGITAL DATA PROCESSING
  • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
  • G06F12/02—Addressing or allocation; Relocation
  • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
  • G06F12/0646—Configuration or reconfiguration
  • G06F12/0684—Configuration or reconfiguration with feedback, e.g. presence or absence of unit detected by addressing, overflow detection

Definitions

• the present invention relates generally to external interface circuitry for data processing systems, and more particularly to a controlled interface for coupling an external device to microcomputer systems.
• interface circuitry and peripherals have been typically added to such systems by means of buffering interface signals including address, data and control lines.
• the interface circuitry is powered up when the computer system is switched on.
• Specialized interfaces such as the RS-232 interface, have also been developed where special devices are required and special data transfer protocols are used.
• none of these prior art computer systems has a controlled interface which is powered up and powered down in an orderly fashion depending on whether an external device or peripheral is present.
• the present invention encompasses interface control circuitry for coupling data processing circuitry to an external device.
• the external device includes circuitry for producing an indication signal when it is coupled to the interface control circuitry and also circuitry for producing a ready signal in response to the application of power to the external device.
• the interface control circuitry comprises circuitry for applying power to the external device in response to a power control signal; and circuitry for applying interface signals from the data processing circuitry to the external device in response to an interface control signal.
• the data processing means is responsive to the external device indication signal for producing the power control signal and responsive to the external device ready signal for producing the interface control signal.
• both power and the interface signals from the data processing circuitry are not applied to the external device until both the external device indication signal indicates that the external device is coupled to the interface control circuitry and the external device produces the ready signal.
• Figure 1 is a block diagram of an external device ana a microcomputer system embodying the present inven ⁇ tion.
• Figure 2 is a detailed circuit diagram of the bus control in Figure 1.
• Figure 3 is a detailed circuit diagram of a typical external device in Figure 1.
• Figure 4 is a flowchart of the process steps executed by the microcomputer in Figure 1 for controlling an external device.
• Figure 5 is a timing diagram for selected signals coupled between the microcomputer system and external device in Figure 1.
• FIG. 1 there is illustrated a data processing system including an external device 800 which is coupled to microcomputer system 100 embodying the present invention.
• External device 800 may be any of a number of peripheral devices such as, for example, read-only memories, random-access memories, printers, light pens, MODEMS and other data -processing peripherals.
• Micro ⁇ computer system 100 includes microcomputer 102, bus control 104, peripheral interface adapter 106 and power switch 108.
• microcomputer 102 is a Motorola , type M6801 single chip microcomputer, although any suitable computer or microcomputer could be utilized in practicing the present invention.
• Peripheral interface adapter 106 is a Motorola type MC146823 PIA.
• Power switch 108 is preferably an Intersil type ICL7663 programmable voltage regulator which converts V cc provided by a +7.5V battery down to +V of +5V.
• Power switch 108 turns on or off in response to the PSC* control signal. Power switch 108 produces a switched +V supply voltage from the V cc supply voltage of the microcomputer system 100.
• the specific circuitry in bus control 104 is shown in more detail in Figure 2.
• PIA 106 is coupled to microcomputer 102 by way of address, data and control lines and produces the peripheral disable signal PD* and peripheral control signal PC and receives the ready/interrupt request signal READY*/IRQ* and the peripheral inserted signal PI* from external device 800 by means of buffer gates. Pull up . resistors couple the READY*/IRQ* signal and the PI* signal to corresponding supply voltages for maintaining these signals at preselected voltage states.
• Bus control 104 there is illustrated a detailed circuit diagram of bus control 104 in Figure 1.
• Address signals A8-A17, address/data signals AD0-AD7 and control signals AS, E, R/W*, AV*, SDO and SDI from micro ⁇ computer 102 are coupled by bus control 104 to external device 800. All of the signals coupled by a bus control 104 between micrcomputer 102 and external device 800 are gated with the PD* signal such that whenever the external device 800 is disabled, all signals applied by bus control 104 to external device 800 are at a binary zero state. Since the preferred embodiment of bus control 104 is comprised of CMOS devices, it is preferable that all interface signals applied to external device 800 be at a binary zero state for preventing SCR latch-up of the CMOS devices. Moreover, the interface signals are not applied to external device 800 unless the external device 800 is present and has responded to microcomputer system 100 with the READY* signal.
• address signals A8-A17 are gated with the PD* signal and applied to external device 800 by means of eight gates, one of which is shown in block 202.
• the address/data signals' AD0-AD7 are also gated with the PD* signal and applied to the external device by way of eight bidirectional gates, one of which is shown in block 206.
• Address signals present on the AD0-AD7 signals are demultiplexed and stored in latch 204 for application to external device 800 as address signals A0-A7.
• the control signal for enabling latch 204 is supplied by gate 210, and the control signal for controlling the tri-state buffers in gates 206 is supplied by or gate 208.
• Interface signals AS, E, R/W* are likewise gated with the PD* signal by gates 212, 213, 214 and 215, respectively and applied to external device 800.
• Serial interface signals SDO and SDI are coupled by tri-state buffers 222 and 221 , respectively, which are controlled by the PD* signal.
• the serial interface signals SDO and SDI may be utilized with additional circuitry to provide a serial data interface, such as, for example an RS-232 interface.
• RAM 302 together with address decode circuits 304 and delay gates 308 may be provided on a printed circuit board which is insertable into a connector of microcomputer system 100.
• signal PI* is coupled to ground for providing a signal indicating that RAM 302 has been inserted into microcomputer system 100.
• Delay circuit 308 is coupled to the PC signal and the +V voltage, and may consist of a number of cascaded buffer gates for producing the READY* signal.
• Address decode circuits 304 may include logic gates which are coupled to address signals A13-A17 and control signals AV* and PC for decoding a particular address assigned to RAM 302.
• Address signals A0-A12 are applied to the A0-A12 inputs of RAM 302.
• Data signals AD0-AD7 are applied to data inputs D0-D7 of RAM 302.
• Control signals R/W* and E are applied to inputs R/W* and CS2 of RAM 302.
• the control signal E is coupled to inverting gate 306 and applied to input OE* of RAM 302.
• RAM 302 may be an Hitachi HM6264 type 8KX8 RAM. According to the present invention, RAM 302 is powered up by microcomputer system 100 whenever the microcomputer system requires the use of the memory locations provided thereby. Thus, for example, RAM 302 may be powered up when a particular subroutine requiring a large scratch pad memory is executed by microcomputer 102.
• RAM 302 need .only be powered up when that particular subroutine is executed. This unique feature of the present invention minimizes current drain from the +V supply, which is typically sourced from a battery.
• external devices 800 such as printers, read-only memories, telephone line MODEMS, RF MODEMS, light pens, and other data handling apparatus, may be utilized with microcomputer system 100.
• FIG 4 there is illustrated a detailed flow ⁇ chart of the process steps executed by microcomputer 102 whenever external device 800 is powered up and powered down.
• the flowchart in Figure 4 is entered at START block 402.
• decision block 404 a check is made- to see if PI* signal has a binary zero state. If not, NO branch is taken to return. Whenever the PI* signal has a binary one state, an external device has not been inserted into micro ⁇ computer system 100. If the PI* signal has a binary zero state, YES branch is taken to block 410 where the power to the peripheral is turned on by producing a binary zero state of the PSC* signal.
• a 0.5 second delay is produced to allow time for the external device 800 to turn on and stabilize.
• a 0.5 second timer is initialized.
• the READY* signal is checked at decision block 414 to determine if it is a binary zero state. If not, NO branch is taken to decision block 415 where a check is made to determine if the 0.5 second timer has elapsed. If so, YES branch is taken to block 428 where the power is turned off by producing a binary one state of the PSC* signal. Other- wise, NO branch is taken back to decision block 414.
• READY* signal has a binary zero state
• YES branch is taken from decision block 414 in Figure 4, to block 416 where the interface signals on the bus between bus control 104 and external device 800 are enabled by producing a binary one state of the PD* signal.
• a binary one state is produced on the PC signal.
• the PC signal is used to enable the external device 800.
• the PC signal is part of the RAM address decoded by address decode circuits 304.
• a two microsecond timer is initialized.
• decision block 422 a check is made to see if the READY* signal has a binary one state. If so, YES branch is taken to return indicating that the external device 800 has been properly powered up. If not, NO branch is taken to decision block 423 where a check is made to see if the two microsecond timer has elapsed. If not, NO branch is taken back to decision block 422. Otherwise, YES branch is taken to block 424 for powering down the external device.
• the READY*/IRQ* signal is treated as an IRQ* signal for interrupting microcomputer 102.
• the binary state of the IRQ* signal is changed to a binary zero state by external device 800 for requesting service.
• the IRQ* signal is changed back to a binary one state.
• blocks 420, 422 and 423 may be bypassed as indicated by dotted line 430.
• the READY*/IRQ* signal is treated as an immediate request for service if the READY*/IRQ* signal remains at a binary zero state after the PC signal has changed to a binary one state.
• the external device 800 will change the READY*/IRQ* signal to a binary one state. This unique mode of operation is utilized in the preferred embodiment of the present invention.
• External device 800 may be powered down whenever it is not needed or whenever the external device does not properly respond to the process steps executed by microcomputer 102 during the power up sequence. In other words, if external device 800 does not properly sequence the binary states of the READY* signal, the external device is powered down. The external device is powered down if YES branch is taken from either decision block 415 or decision block 423. During the power down process, a binary zero state of the PC signal is produced at block 424. Next, at block 426, the bus between bus control 104 and external device 800 is disabled by producing a binary zero state of the PD* signal. Lastly, the power to external device 800 is turned off by producing a binary one state of the PSC* signal at block 428.
• the external device need not be powered down when not in use but instead only disabled.
• This mode of operation is provided when microcomputer 102 executes blocks 806, 824 and 826. In this mode, a binary zero state of the PC signal is produced at block 824, and a binary zero state of the PD* signal is produced at block 826. If the external device 800 requires service, the binary state of the READY*/IRQ* signal can be changed to interrupt microcomputer 102. Once interrupted, microcomputer 102 executes the power-up flowchart beginning at START block 402.
• the flowchart in Figure 4 provides a detailed description of the process steps executed by micro- computer 102 for powering up and powering down external device 800.
• the coding of the process steps of the flowchart in Figure 4 into the appropriate instructions of a suitable conventional microcomputer is a mere mechanical step for one skilled in the art.
• the detailed flowcharts in Figure 4 are equivalent to a detailed schematic for an electric circuit where provision of the exact part values for the components of the electrical circuit corresponds to provision of the actual computer instructions for the blocks of the flowchart.
• Waveform 504 illustrates the PSC* signal which turns on and off power switch 108.
• PSC* When PSC* has a binary zero state, +V is applied to external device 800 by power switch 108. Before the power up process, a binary zero state is produced by external device 800 on the PI* signal, illustrated by waveform 510. Next, a binary zero state is produced on the PSC* signal. The READY* signal illustrated by waveform 512 then changes from a binary one state to a binary zero state. Next, the PD* signal changes from a binary zero to a binary one state as illustrated Dy waveform 506 for enabling the bus between bus control 104 and external device bOO. The PC signal as illustrated by waveform 508 then changes state from a binary zero state to a binary one state for enabling operation of external device 800.
• the PC signal changes from a binary one state to a binary zero state, followed by change of the PD* signal from a binary one state to a binary zero state a d lastly, by a change of the PSC* signal from a binary zero state to a binary one state.
• the changes in binary state of the signals illustrated by the waveforms in Figure 5 take place in the order shown although the time between the changes in binary state may vary depending on actual delays in both the microcomputer system 100 and external device 800.
• unique interface control circuitry has been described for coupling data processing circuitry to an external device.
• the external device is powered up and down according to a unique process that insures that the interface circuitry is only powered up when an external device is present and that the state of the interface signals is controlled to prevent destruction of devices in the interface control circuitry.
• the inter ⁇ face control circuitry of the present invention can be utilized in any application where data processing circuitry interfaces to an external device.

Landscapes

• Engineering & Computer Science (AREA)
• Theoretical Computer Science (AREA)
• General Engineering & Computer Science (AREA)
• Physics & Mathematics (AREA)
• General Physics & Mathematics (AREA)
• Computer Hardware Design (AREA)
• Software Systems (AREA)
• Power Sources (AREA)

Applications Claiming Priority (2)

Publications (2)

Family

ID=24476379

Family Applications (1)

Country Status (6)

Families Citing this family (5)

Citations (1)

Family Cites Families (8)

• 1985
  • 1985-05-31 IL IL75374A patent/IL75374A/xx unknown
  • 1985-06-05 EP EP19850903128 patent/EP0187159A4/en not_active Withdrawn
  • 1985-06-05 JP JP60502710A patent/JPS61502429A/ja active Pending
  • 1985-06-05 WO PCT/US1985/001061 patent/WO1986000154A1/en not_active Application Discontinuation
  • 1985-06-05 KR KR1019860700075A patent/KR860700166A/ko not_active Application Discontinuation
  • 1985-06-06 CA CA000483276A patent/CA1233909A/en not_active Expired

Patent Citations (1)

Non-Patent Citations (4)

Also Published As

Similar Documents

Legal Events