EP0081992A2 - Halbleiteranordnung mit keramischer Packung - Google Patents

Halbleiteranordnung mit keramischer Packung Download PDF

Info

Publication number
EP0081992A2
EP0081992A2 EP82306602A EP82306602A EP0081992A2 EP 0081992 A2 EP0081992 A2 EP 0081992A2 EP 82306602 A EP82306602 A EP 82306602A EP 82306602 A EP82306602 A EP 82306602A EP 0081992 A2 EP0081992 A2 EP 0081992A2
Authority
EP
European Patent Office
Prior art keywords
insulating substrate
semiconductor device
glass
ceramic
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP82306602A
Other languages
English (en)
French (fr)
Other versions
EP0081992A3 (de
Inventor
Yasuo Matsushita
Kousuke Nakamura
Mitsuru Ura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Publication of EP0081992A2 publication Critical patent/EP0081992A2/de
Publication of EP0081992A3 publication Critical patent/EP0081992A3/de
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/15—Ceramic or glass substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/053—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
    • H01L23/057—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body the leads being parallel to the base
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/06—Containers; Seals characterised by the material of the container or its electrical properties
    • H01L23/08—Containers; Seals characterised by the material of the container or its electrical properties the material being an electrical insulator, e.g. glass
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0102—Calcium [Ca]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01025—Manganese [Mn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap

Definitions

  • the present invention relates to a ceramic packaged semiconductor device with a semiconductor element contained in a hollow package of ceramics, and more particularly to a ceramic packaged semiconductor for example device with a ceramic substrate containing/SiC as the main component and having a good adhesion to a conductor paste or soldering glass.
  • Semiconductor devices with a semiconductor element such as IC, LSI, etc. contained in a package of ceramics having an inside space and with lead conductors introduced into the package, the semiconductor element and lead conductors being connected with one another by bonding wires in the inside space of the package, are widely used, as so are resin-sealed semi- conductor devices.
  • the problem of package type semi- conductor device is a poor heat dissipation due to the use of the package. Obviously, the poor heat dissipation is a great obstacle to an attempt to make a semiconductor device with a larger capacity, a higher integration density and a smaller size. Thus, a material with a lower heat resistance is required for an insulating substrate for providing a semiconductor element in a ceramic package.
  • a material for the insulating substrate must satisfy (1) a higher electrical insulation, (2) a substantially equal coefficient of thermal expansion to that of silicon, and (3) a higher mechanical strength.
  • Sintered alumina is now used for the insulating substrate which can meet these requirements to some extent. From the standpoint of the thermal resistance, sintered alumina having a low thermal conductivity, such as 0.05 cal/sec.cm.°C, is not regarded as a preferable material for the insulating substrate for the semiconductor device, when an attempt to make the integration density higher and the capacity larger is taken into account.
  • a semiconductor element is mounted on the top of a stud of copper which extends through an insulating substrate to the exterior of a ceramic package, and a supporting plate of molybdenum is interposed between the semi- conductor element and the copper stud to serve for mitigating thermal stress which is possibly produced due to difference in the coefficient of thermal expansion between the semiconductor element and the stud, and further a cooling fin is mounted on and around the copper stud.
  • a SiC-based ceramic substrate having a high thermal conductivity and a high electric insulation as disclosed in Japanese Kokai (laid-open) Patent Application No. 66086/81 is light in weight and high in streangth, as compared with the now widely used oxide ceramic substrate such as an alumina-based ceramic substrate, and the coefficient of thermal expansion of such SiC-based ceramic substrate is about one-half of that of the alumina substrate, and approximates to that of silicon semiconductor elements.
  • the thermal conductivity is substantially equal to that of Al, and thus the SiC-based ceramic substrate has a good heat dissipation characteristic and is suitable as a substrate for semiconductor devices with silicon semi- conductor elements.
  • the SiC-based substrates are usually metallized with commercially available conductor pastes of a mixture of glass and metal such as Au, Ag, Cu, etc.
  • conductor pastes of a mixture of glass and metal such as Au, Ag, Cu, etc.
  • bonding of a lead frame to a substrate with a solder glass, and sealing of an alumina ceramic cap to a substrate with a solder glass are used in addition to the metalizing.
  • the SiC-based ceramic substrate is generally poor in wettability with a molten metal or a molten glass, and thus has such a problem that metallizing with a conductor paste with a high bonding strength toia substrate or bonding sith a solder glass can be hardly obtained.
  • a thick film circuit is provided on an oxide-based ceramic substrate, such as alumina-based ceramic substrate, with a thick film paste by baking, for example, by applying a conductor paste to the substrate by printing and baking the:apaste, thereby forming at least one of conductors and resistors from a mixture of a desired metal including a metal compound and glass, and further applying a glass paste onto the conductor or resistor by printing, and backing the paste, thereby overcoating the conductor or resistor however, a thick film circuit having a high bonding strength has not been formed yet on a SiC - based ceramic substrate.
  • An object of the present invention is to provide an improved ceramic-packaged semiconductor device free from the drawbacks of the prior art device described above, in which heat dissipation characteristics are highly improved.
  • Another object of the present invention is to provide a ceramic-packaged electrical device with an insulating substrate having a circuit with a high bonding strength, particularly, a thick film circuit having a bonding strength equal to a tensile strength of a solder glass (about 2 kg/mm 2 ) and being susceptible to baking at a relatively low temperature.
  • an insulating substrate for mounting thereon a semiconductor element to be hermetically housed within a ceramic package made from non-oxide ceramic which contains a non-oxide material as the main component and for example exhibits a coefficient of thermal expansion of/ 4 x 10 /°C or less which approximates to that of silicon and a for example thermal conductivity of / not smaller than 0.2 ca/sec. cm.°C at room temperature.
  • non-oxide ceramic as the main component, it is intended to mean preferably SiC admixed with a small amount of Be or a compound thereof, Si 3 N 4 admixed with a small amount of Be or a compound thereof, or AlN admixed with a small amount of Be or a compound thereof.
  • coefficient of thermal expansion approximating to that of silicon is to mean a coefficient of thermal expansion of the insulating substrate being approximate to that of silicon semiconductor element to such a degree that when a silicon semiconductor element is bonded to the insulating substrate through an interposed bonding layer, neither destruction nor peeling occurs under a thermal stress due to a difference in the coefficient of thermal expansion between the silicon semiconductor element and the insulating substrate.
  • the thermal conductivity of not smaller than 0.2 cal/sec.cm.°C at room temperaturemeans means the lower limit to the range of thermal conductivity of sintered non-oxide ceramic which can be obtained with a good reproducibility whithout any adverse effect on the insulating property of higher than 10 ⁇ .cm and the coefficient of thermal expansion.
  • the insulating substrate for use in the semiconductor device of the present invention is preferably made from sintered SiC containing 0.05 to 5% by weight of at least one of Be and a compound of Be in terms of Be element on the basis of total ceramic and having a relative density of not smaller than 90% to the theoretical density, where the insulating substrate having a high termal conductivity of 0.4 cal/sec.cm.°C or more can be obtained with a good reproducibility.
  • a second aspect of the present invention is to use a substrate comprising the said non-oxide ceramic substrate as a base, a thin layer capable of reacting with glass being provided on the base and a glass layer being further provided on the thin layer. These layers improve a wettability with a conductor paste or a solder glass, and metallizing and glass bonding with a high bonding strength can be obtained.
  • the thin layer capable of reacting with glass is preferably an oxide layer or an oxidized layer.
  • a SiC-based ceramic substrate or a Si 3 N 4 -based substrate as a base a Si0 2 film formed by an oxidation treatment of the substrate is preferable.
  • an AlN-based ceramic substrate an Al 2 O 3 film formed by an oxidation treatment of the substrate is preferable.
  • a third aspect of the present invention is to use a substrate comprising the said non-oxide ceramic substrate as a base, the said thin layer capable of reacting with glass being provided on the base as a first film, and a circuit comprising a conductor mixture of glass and a conductive material provided on the first film by bonding through. reaction with the first film as a second film.
  • a semiconductor device comprises an insulating substrate formed of SiC ceramics, a semiconductor element such as IC, LSI, etc. soldered to one surface of the insulating substrate substantially at a center portion thereof by means of an interposed metal paste, a lead member, for example, lead frame, with its one end being bonded to one side of the insulating substrate by a sealing glass and with the other end portion extending outwardly from the outer peripheral portion of the one side of the insulating substrate, bonding wires, each serving to electrically connect the lead member to the semiconductor element, and a cap member of alumina which is bonded hermetically to the one side of the insulating substrate and the lead member by a solder glass to form a hermetically sealed package in cooperation with the insulating substrate, thereby encapsulating therein the semiconductor element, the one end portions of the lead member and the bonding wires.
  • the SiC ceramics constituting the insulating substrate of the semiconductor device according to the first embodiment is formed of a sintered ceramic which contains 2% by weight of BeO in terms of Be element on the basis of total ceramic, the balance being SiC and incidental impurities, and which exhibits a relative density of 98% to the theoretical density.
  • This SiC ceramic characteristically exhibits specific gravity of about 3.2, resistivity of 10 13 ⁇ cm at room temperature, coefficient of thermal expansion of 4.0 x 10 -6 /°C in a range from room temperature to 900°C, thermal conductivity of Q.6 cal/sec.cm.°C at room temperature, and bending strength of about 45 kg/mm 2 at room temperature.
  • Both sealing glass and solder glass contain 60 to 75% by weight of PbO, 5 to 20% by weight of ZnO, and 5 to 20% by weight of B203, or further contain not more than 15% by weight of Si0 2 and not more than 5% by weight of Al 2 0 3 and have a coefficient of thermal expansion of 5 - 10 x 10 -6 /°C at room temperature.
  • sealing and solder glass composition are given below in % by weight:
  • the lead member is made of ferni alloy or fernico alloy.
  • the high. dielectric strength attained in the semiconductor device mentioned above is due to such an arrangement that the semiconductor element is mounted on the insulating substrate made of SiC ceramic having a high insulation resistance.
  • the thermal resistance of a smaller value as compared with 21.9 W/°C-of the hitherto known semiconductor device with an insulating substrate of alumina ceramic, (in reality, the thermal resistance is decreased by about 40% according to the invention) is due to the fact that the thermal conductivity of the SiC ceramic is about ten times as high as that of alumina.
  • the most important advantage of the semi- conductor device having the structure as described above resides in that the thermal resistance is remarkably decreased. Another advantage is that no thermal stress absorber, usually made of a heavy metal such as Mo, W or the like, is necessary to interpose between the semi- conductor and the insulating substrate owing to the substantially equal coefficients of thermal expansion therebetween.
  • the semiconductor device according to the first embodiment of the present invention can realize weight reduction By about 15% or more, as compared with the semiconductor of the equivalent size using the insulating substrate of alumina ceramic.
  • significant reduction in the number of the required parts or components and the processing steps is a further advantage.
  • beryllium oxide (BeO) as a sintering aid and silicon carbide (SiC) are pulverized to an average particle size of 10 ⁇ m or less, preferably, 2 ⁇ m or less.
  • the pulverized mixture thus obtained is subjected to a hot press and sintered to form the insulating substrate of SiC ceramic.
  • Contamination of aluminum and boron must be avoided, but low content of these two elements, for example, 0.1% by weight or less each, has no problem.
  • the electric resistivity of the sintered material will undesirably become smaller than 10 7 ⁇ cm.
  • the thermal conductivity becomes smaller than 0.4 cal/ sec.cm.°C.
  • a semiconductor device having a thermal conductivity of not lower than 0.5 cal/sec.cm.°C can be obtained by sintering silicon carbide powder containing a-form SiC as the main component.
  • the sintering must be effected at a temperature of 1850°C to 2500°C, preferably 1900°C to 2300°C. At a sintering temperature lower than 1850°C, the sintered material will have a low relative density. On the other hand, sintering at a temperature higher than 2500°C will promote vigorous subiimation of silicon carbide, failing to produce a dense ceramic due to excessive sintering.
  • the upper limit of applicable load depends on the material of the hot-press die used.
  • the ordinary die is made of graphite, where it is possible to apply a load of up to about 700 kg/cm 2 .
  • the sintered material of high relative density can be obtained without applying such high load.
  • the load of 100 to 300 kg/cm 2 will be usually satisfactory.
  • Silicon carbide powder having particle sizes on the submicron-order can be formed into a sintered material of high-relative density, for example, 90% or more to the theoretical density without applying such a high load.
  • the optimal sintering time depends on the particle size of raw material powder, sintering temperature and load applied during sintering. It can be generally said that the smaller the particle size of raw material powder is, the higher the sintering temperature is, and that the higher the applicable load during sintering is, the shorter the time required for obtaining the sintered product of high relative density is.
  • SiC powder having an average particle size of 2 ⁇ m is mixed with 0.1 to 20% by weight of BeO powder having an average particle size of not smaller than 10 ⁇ m
  • the mixture thus obtained is pressed under a load of 1000 kg/cm at room temperature to prepare.
  • a molding having a density of 1.60 to 1.67 g/cm 3 (which corresponds to a relative density of 50 to 52% to the theoretical density of SiC).
  • the molding is placed in a die made of graphite and sintered according to the hot-press process under vacuum of 1 x 10 -5 to 1 x 10 -3 Torr and a load of 300 kg/cm 2 , while heating it from room temperature to 2000°C over about two hours, maintaining it at 2000°C for an hour, and then leaving it cooling by turning off the heating power source.
  • the load is released after it has been cooled below 1500°C.
  • sintered material having a high density (relative density of not smaller than 90% to the theoretical density), a high thermal conductivity (0.4 cal/sec.cm.°C or higher), a high electric resistivity (10 10 ⁇ cm or higher), and a low coefficient of thermal expansion (4 x 10 -6 /°C or less) can be obtained.
  • a semiconductor device has a cooling fin provided on the other side of insulating substrate by bonding.
  • the cooling fin is preferably made of a metal such as aluminium, and is bonded with an epoxy or polyimid resin, a solder metal or a solder glass.
  • An alloy containing manganese such as Cu - Mn, Ni - Mn or the like may be advantageously used as a solder metal having a higher bonding strength and a shorter bonding time when thermally bonded under pressure.
  • the semiconductor device of the structure according to the second embodiment as described above has a high dielectric strength as well as increased resistances to thermal fatigue and shocks, as is the case of the device of the first embodiment. It is found that the thermal resistance between the semiconductor element and the cooling fin is on the order of 9.3°C/W, which is obviously lower by about 25% than the corresponding thermal resistance of the semiconductor device of the first embodiment without the cooling fin, i.e. 12.5°C/ W . Such reduction in the thermal resistance is due to the provision of the cooling fin.
  • the thermal resistance of the semiconductor device is decreased by about 20%, which results from the fact that the insulating substrate of SiC ceramics has a much improved thermal conductivity than the substrate of alumina ceramic.
  • a semiconductor device has the insulating substrate integrated with cooling fin, formed of the same SiC ceramic.
  • the semiconductor device of the third embodiment has the dielectric strength and the resistances to thermal fatigue and shock comparable to those of the device of the first embodiemnt.
  • the device of the third embodiment has a thermal resistance of about 5.1 °C/W, reduction by about 45% in the thermal resistances as compared with the device of the second embodiment in which the separately fabricated cooling fin is bonded to the insulating substrate by a binder resin.
  • Such remarkalbe reduction in the thermal resistance is due to the fact that the insulating substrate and the cooling fin are integrally formed from SiC ceramic having a thermal conductivity comparable to that of aluminum and to elimination of the binder resin layer having a poor thermal conductivity, for example, an epoxy resin layer.
  • the overall weight of the device can be decreased by about 50% because of elimination of heavy metals such as Cu and Mo.
  • the structure is more simple and economically more advantageous, because of the reduced number of components and the reduced number of manufacturing steps.
  • the semiconductor device of-the third embodiment is distinguished not only in better heat dissipation characteistic but also in more simple structure, lighter weight, and lower cost, while maintaining other desired characteristics.
  • the cooling fin is formed from electrically insulating SiC dense ceramic in the case of the third embodiment
  • the cooling fin may be also formed from porous electrically conductive material, only so far as the fin is concerned. In that case, it has been found that the heat resistance comparable to that of the third embodiment can be attained.
  • the semiconductor device can have no lead member extending from the interior to the exterior of the packaged device, where a metal lead layer is formed along the inner surface of insulating substrate, and bonding wires are connected to the inner end portions of the metal lead layer, while the metal lead layer are provided with a lead member at the external end portion or made to serve as terminals as such at the external end portion. Even this embodiment can have similar functions and effects to those of the device of the first embodiment.
  • the cap member may be formed from the same ceramic as that of the insulating substrate.
  • a plurality of the semiconductor elements may be disposed on the insulating substrate.
  • Circuit elements other than the semiconductor elements may be disposed on the insulating substrate together with the semiconductor elements.
  • a substrate for use according to the second aspect of the present invention will be described in detail below.
  • the present substrate comprises a non-oxide ceramic substrate 1 of, for example, SiC, as a base, a Si0 2 layer 2 formed on the surface of the ceramic base as a film capable of reacting with glass, and a glass layer 3 covering the Si0 2 layer.
  • a Si0 2 layer 2 having a good adhesion can be formed on the ceramic base 1 by the well known technique, such as by heat oxidation, CVD, or PVD. Furthermore, a glass layer 3 having a coefficient of thermal expansion approximating to that of the base 1 is provided on the Si0 2 layer 2 by coating. The glass layer-3 can be bonded to the base 1 with good adhesion through the Si0 2 layer, because of good mutual wettability between SiO 2 and glass.
  • the SiC-based ceramic base has a coefficient of thermal expansion of 3 - 4 x 10 -6 /°C
  • a glass having a coefficient of thermal expansion of 2 - 6 x 10 -6 /°C, preferably 2.5 - 4.5 x 10 -6 /°C can be used for the glass layer 3.
  • the coefficient of thermal expansion of the layer is preferably 2.5 - 6 x 10 -6 /°C to reduce differences in thermal expansion between the glass layer and the base ceramic and between a silicon semiconductor element to be disposed on the glass layer by soldering and the glass layer, giving no residual strain to the glass layer and the silicon semiconductor element provided thereon, and preventing any decrease in their strength.
  • the thickness of the SiO 2 layer formed on the non-oxide ceramic substrate as a thin film capable of reacting with glass is 0.05 ⁇ m or more, preferably 0-1 - 1 um, more preferably 0.1 - 0.5 ⁇ m in view of the wettability with the glass layer.
  • the thickness of the glass layer is preferably 0.05 mm or less, more preferably 0.05 - 0.3 mm in view of the thermal conductivity.
  • the present substrate has a smooth glass layer on the surface, and thus has no bleeding of a conductor paste as applied, and also has a high bonding strength to the conductor paste after baking.
  • the glass layer is susceptible to metal vapor deposition of metal solder or a conductor metal of Cr, Ni, Au, Al, or the like, or to application of an organic binder. The glass layer is also effective for much improving the electrical insulation of the substrate.
  • a SiC-based ceramic substrate has a coefficient of thermal expansion approximating to that of the silicon semiconductor element, a silicon semiconductor element of larger size can be provided than in the case of the conventional alumina substrate having a high coefficient of thermal expansion. Furthermore, the SiC-based ceramic substrate has a high thermal conductivity and thus is suitable for application in the field requiring a good heat dissipation such as in the semiconductor power modules, integrated circuits in a large scale.
  • a schematic cross-sectional view of a substrate for a semi-conductor device according to the present invention is shown, where a SiO 2 layer 2 is provided on the entire surface of a base of SiC-based substrate, and a glass layer 3 is provided on the SiO 2 layer.
  • a Si0 2 layer 2 and a glass layer 3 are locally and partially provided on the surface of the base 1.
  • a-form silicon carbide powder having an average particle size of about 2 ⁇ m is mixed with 2% by weight of BeO powder as a sintering aid on the basis of the silicon carbide powder, and the mixture is molded and sintered By vacuum hot pressing at 300 kg/cm 2 and 2050°C for 30 minutes.
  • the resulting sintered SiC-based substrate having a relative density of 99% or more is subjected to oxidation treatment at 1200°C in an oxygen-steam atmosphere to form a hot oxidized layer of Si0 2 having a thickness of 0.5 um.
  • the SiC-based substrate has a resistivity of 10 10 ⁇ .cm or more, a coefficient of thermal expansion of 3.5 x 10 -6 /°C and a thermal conductivity of 0.7 cal/cm.sec.°C.
  • a silicon semi- conductor chip 14 or 24, a lead frame 13 or 23 and an alumina ceramic cap 12 or 22 are bonded to a substrate 11 or 21 with a thin Si0 2 layer (not indicated in the drawingl through a glass layer 10 or 20 in the following manner.
  • an Au-Si eutectic solder is provided on the desired part 18 or 28 for a silicon semiconductor chip on the glass layer 10 or 20 on the SiC-based ceramic substrate 11 or 21 with a thin SiO 2 layer and a solder glass No. 2 as given before is provided by prebaking on the edge parts 15 or 25 for the lead frame 13 or 23 on the glass layer 10 or 20 on the substrate 11 or 21. Then, the lead frame 13 or 23 is placed on the prebaked edge parts 15 or 25 and baked, and also the silicon semiconductor chip 14 or 24 is placed on the part 18 or 28 and baked. Then, a wire bondings 16 or 28 are provided between the frame lead 13 or 23 and the silicon semiconductor chip 14 or 24. On the other hand, the solder glass No.
  • a cooling fin 29 is further bonded to the back side of the substrate 21 by the solder glass No. 2.
  • the bonding strength of the conductor paste and the solder glass layer is measured and is found practically satisfactory.
  • Sealing part-17 or 27 of Al203 ceramic cap has a helium gas leakage of less than 1 x 10 -7 cc/sec , and thus is in a good hermetic sealing.
  • the glass layer and the Au-Si joints on the glass layer on the substrate are not damaged by a thermal change at the bonding, and it is found that the substrate has a good strength.
  • Semiconductor devices with the substrate of the present Example which have a glass layer provided thereon with a lead frame, a silicon semiconductor chip, and a AlO 3 ceramic cap through a solder glass or Au-Si eutectic solder, are subjected to an actual load test and a thermal cycle test of cooling and heating and have been found quite satisfactory, and practically applicable.
  • the non-oxide ceramic substrate according to the second aspect of the present invention can firmly bond a conductor paste and a glass seal, and can produce good metalizing and glass bonding with good adhesion to the substrate.
  • the glass layer can not only improve a bonding strength to a conductor paste of a mixture of a metal or metal compound and glass or a sealing glass, but also can act as a buffer for thermal strain produced when there is a large difference in thermal expansion between the conductor paste or sealing glass or solder glass and the non-oxide ceramic substrate, preventing occurrence of cracks in the conductor paste or the sealing glass or the solder glass or peeling of the conductor paste, or the sealing glass or the solder glass.
  • glass sealing of the alumina ceramic cap to the substrate by a sealing glass corresponding to 15 and 17 in Fig. 3 or 20 and 27 in Fig. 4 is preferably carried out at a sealing temperature of 450°C or less to protect aluminum bonding wires to semiconductor elements from a damage by heating for glass sealing.
  • a low melting point glass having a sealing temperature of 450°C or less generally has a high coefficient of thermal expansion, for example, 6 x 10 /°C or more, and when a SiC-based ceramic substrate is sealed with such sealing glass, cracks occur in the sealing glass owing to a large difference in thermal expansion therebetween, resulting in gas leakage into the packaged semiconductor device or peeling-off of the sealing glass.
  • the glass layer on the thin Si0 2 layer on the substrate is thus effective for preventing the sealing glass from such troubles as mentioned above. That is, the glass layer to be formed on the Si0 2 layer on-the non-oxide ceramic base can buffer the thermal strain due to the difference in thermal expansion and helps to provide a crack-free glass seal, when a glass having an intermediate coefficient of thermal expansion between that of the SiC-based ceramic base and that of the sealing glass is selected for the glass layer.
  • the third aspect of the present invention is to use a substrate comprising a non-oxide ceramic base of, for example, SiC, a Si0 2 layer formed on the surface of the ceramic base as a first film capable of reacting with glass and a thick film conduit of a mixture of conductor and glass provided on the Si0 2 layer through bonding by reaction as a second layer, where the non-oxide base and the first film are the same as used in the second aspect of the present invention, and the second layer is made of a mixture of conductor and glass most suitable for forming a thick film circuit.
  • the mixture is preferably a paste of a mixture of glass powder and metal powder or metal compound powder in an organic solvent, and is applied to the necessary parts for a circuit on the Sio 2 layer of the non-oxide ceramic base.
  • the metal compound can be a conductor or a semiconductor, and can be a compound decomposable to a metal by decomposition at the baking, for example, oxide of Ag or Pd.
  • the second layer comprises at least one of conductors and resistors, which can be formed by changing a mixing ratio of the glass to the conductor in the paste.
  • At least the second layer can be further coated with a glass overcoat, which can also react with the first Si0 2 layer formed on the non-oxide ceramic substrate to form firm adhesion, and thus the second layer can be thoroughly protected thereby.
  • an oxide layer is formed on the surface of an non-oxide ceramic base, for example, SiC-based ceramic base, and then a thick film paste of a mixture of metal or metal compound and glass is applied to the oxide layer by printing, and baked in air or an inert atmosphere, whereby a thick film circuit can be formed on the non-oxide ceramic base.
  • a thick film circuit By forming the oxide layer on the surface of the non-oxide ceramic base, such as a SiC-based-ceramic base, a thick film circuit with a considerably improved bonding strength can be obtained. This seems due to a difference in the affinity between the non-oxide ceramic base and the oxide layer at the baking of the thick film paste of a mixture of metal or metal compound and glass.
  • a thick film paste shown in Table 1 is applied to the same sintered SiC-based ceramic substrate as prepared in Example 1 by printing without forming an oxide layer thereon, and baked.
  • the bonding strength of the baked thick film is 0.30 - 0.61 kg/mm 2 and is not satisfactory.
  • the vehicle for the paste is 7% ethylcel- lulose/carbitol acetate having a viscosity of about 100,000 centipoises.
  • the application of the paste by printing is carried out by masking unwanted parts for paste application with a photoresist, and then applying a paste shown in Table 1, and then by baking the applied paste at 800° - 850°C in air.
  • the resulting thick film has a thickness of 25 ⁇ m.
  • the bonding strength is measured by bonding a tensile test piece to the surface of the thick film on the ceramic substrate and then subjecting the bonded substrate to a tensile test.
  • the same sintered SiC-based ceramic substrate, as prepared in Example 1, is subjected to oxidation treatment at 1,300°C in air for a varied oxidation time to form an oxide film, and then a conductor paste shown in Table 1 is applied to the oxide film by printing in the same manner as in Comparative Example to form a thick film thereon.
  • the bonding strength of the thick film is shown in Table 2, and can be considerably improved, as shown in Fig. 5. Particularly when the thickness of an oxide film is 0.1 - 0.5 um, the bonding strength is 2 kg/mm2 or higher, and thus practically large enough.
  • the bonding strength is slightly lowered. This seems due to a higher possibility for cracking in the oxide film on the SiC-based ceramic substrate when the thickness is more than 1 pm.
  • the procedure for forming an oxide film is not limited to the one disclosed in the present example.
  • Fig. 6 is a schematic cross-sectional view showing a SiC-based.ceramic substrate 1 with a SiO layer 2 having a thickness of 0.10 um, and a conductor 4 provided partly on the SiO 2 layer and prepared from the thick film paste No. 1 shown in Table 1 and a resistor 5 provided on the conductor and the exposed SiO 2 layer and prepared from a thick film paste consisting of 8.2% by weight of A g and 18.8% by weight of Pb, the balance being the glass of the thick film paste No. 1 shown in Table 1 to a thickness of about 20 to about 25 ⁇ m.
  • a glass overcoat paste comprising 10% by weight of P bO, 20% by weight of Si0 2 , 10% by weight of Al 2 O 3 , 20% by weight of CdO, and 40% by weight of B 2 0 3 is applied to the wanted parts on the surface of the same substrate having a 0.10 ⁇ m-thick oxide layer and the thick film conductor and resistor based on the thick film paste No. 1 and baked thereon as prepared in Example 2, and heated at 700°C for 10 minutes.
  • the unovercoated parts are destined for conductor terminals, condensers, etc.
  • Fig. 7 shows a schematic cross-sectional view of the substrate having a glass overcoat 6 on the thick film circuit of conductor 4 and resistor 5 on the SiO 2 layer 2 on the substrate 1 shown in Fig. 6.
  • a non-oxide ceramic substrate having a thick film circuit with a high bonding strength can be obtained in the present invention.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Ceramic Engineering (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Ceramic Products (AREA)
  • Die Bonding (AREA)
EP82306602A 1981-12-11 1982-12-10 Halbleiteranordnung mit keramischer Packung Withdrawn EP0081992A3 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP200644/81 1981-12-11
JP56200644A JPS58101442A (ja) 1981-12-11 1981-12-11 電気的装置用基板

Publications (2)

Publication Number Publication Date
EP0081992A2 true EP0081992A2 (de) 1983-06-22
EP0081992A3 EP0081992A3 (de) 1984-11-14

Family

ID=16427816

Family Applications (1)

Application Number Title Priority Date Filing Date
EP82306602A Withdrawn EP0081992A3 (de) 1981-12-11 1982-12-10 Halbleiteranordnung mit keramischer Packung

Country Status (3)

Country Link
US (1) US4517584A (de)
EP (1) EP0081992A3 (de)
JP (1) JPS58101442A (de)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0097058A2 (de) * 1982-06-16 1983-12-28 Hitachi, Ltd. Gesinterter Gegenstand aus Siliciumcarbid mit metallisierter Schicht und Verfahren zu seiner Herstellung
EP0137385A1 (de) * 1983-09-22 1985-04-17 Hitachi, Ltd. Gehäuse für integrierte Schaltung
EP0211618A2 (de) * 1985-08-05 1987-02-25 Hitachi, Ltd. Integrierte Schaltungspackung
EP0304142A2 (de) * 1987-08-05 1989-02-22 Director General, Agency of Industrial Science and Technology Packung für Halbleiterelement
EP0379734A1 (de) * 1988-12-26 1990-08-01 Sumitomo Electric Industries, Ltd. Halbleiteranordnungs-Packung

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5896757A (ja) * 1981-12-04 1983-06-08 Hitachi Ltd 半導体装置
JPS58130547A (ja) * 1981-12-28 1983-08-04 Ibiden Co Ltd 電気伝導性を有する炭化珪素基板への絶縁皮膜形成方法
US4784974A (en) * 1982-08-05 1988-11-15 Olin Corporation Method of making a hermetically sealed semiconductor casing
DE3573137D1 (en) * 1984-10-03 1989-10-26 Sumitomo Electric Industries Material for a semiconductor device and process for its manufacture
JPH0770634B2 (ja) * 1985-01-22 1995-07-31 株式会社東芝 セラミツクスパツケ−ジ及びその製造方法
US4650922A (en) * 1985-03-11 1987-03-17 Texas Instruments Incorporated Thermally matched mounting substrate
JPS62197379A (ja) * 1986-02-20 1987-09-01 株式会社東芝 窒化アルミニウム基板
US4843188A (en) * 1986-03-25 1989-06-27 Western Digital Corporation Integrated circuit chip mounting and packaging assembly
US4796077A (en) * 1986-08-13 1989-01-03 Hitachi, Ltd. Electrical insulating, sintered aluminum nitride body having a high thermal conductivity and process for preparing the same
US4769345A (en) * 1987-03-12 1988-09-06 Olin Corporation Process for producing a hermetically sealed package for an electrical component containing a low amount of oxygen and water vapor
US4961106A (en) * 1987-03-27 1990-10-02 Olin Corporation Metal packages having improved thermal dissipation
JPH0812801B2 (ja) * 1988-01-11 1996-02-07 株式会社日立製作所 ハイブリットｉｃ用基板とそれを用いたハイブリットｉｃ及びその装置
EP0327068B1 (de) * 1988-02-01 1995-08-30 Mitsubishi Materials Corporation Substrat zum Herstellen einer Dickschichtschaltung
JP2572823B2 (ja) * 1988-09-22 1997-01-16 日本碍子株式会社 セラミック接合体
EP0399265B1 (de) * 1989-05-22 1995-01-18 Mitsubishi Materials Corporation Substrat, verwendbar bei der Herstellung einer Dickschichtschaltung
US4953006A (en) * 1989-07-27 1990-08-28 Northern Telecom Limited Packaging method and package for edge-coupled optoelectronic device
US5105260A (en) 1989-10-31 1992-04-14 Sgs-Thomson Microelectronics, Inc. Rf transistor package with nickel oxide barrier
US5057648A (en) * 1989-11-20 1991-10-15 Westinghouse Electric Corp. High voltage hybrid package
US5057908A (en) * 1990-07-10 1991-10-15 Iowa State University Research Foundation, Inc. High power semiconductor device with integral heat sink
JP2673623B2 (ja) * 1991-10-01 1997-11-05 旭化成工業株式会社 合成樹脂の成形法
EP0665591A1 (de) * 1992-11-06 1995-08-02 Motorola, Inc. Verfahren zur herstellung einer Verpackung für Leistungsschaltungen
US5466488A (en) * 1993-02-08 1995-11-14 Mitsubishi Materials Corporation Method of making glazed AlN substrate with an Al2 O3 -SiO2 interfacial layer
JP3662955B2 (ja) * 1994-09-16 2005-06-22 株式会社東芝 回路基板および回路基板の製造方法
KR100231838B1 (ko) * 1997-05-20 1999-12-01 유무성 집적회로용 리드프레임 및 그 제조방법
US6891263B2 (en) * 2000-02-07 2005-05-10 Ibiden Co., Ltd. Ceramic substrate for a semiconductor production/inspection device
US6979894B1 (en) * 2001-09-27 2005-12-27 Marvell International Ltd. Integrated chip package having intermediate substrate
US20030230403A1 (en) * 2002-06-14 2003-12-18 Webb Brent J. Conductive thermal interface and compound
KR100666430B1 (ko) * 2003-08-12 2007-01-11 니뽄 가이시 가부시키가이샤 탄화규소질 촉매체 및 그 제조 방법
JP2012119671A (ja) * 2010-11-11 2012-06-21 Kitagawa Ind Co Ltd 電子回路及びヒートシンク

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US955008A (en) * 1909-05-14 1910-04-12 Richard Star Apparatus for indicating the speed of ships.
DE2424702A1 (de) * 1974-05-21 1975-12-11 Standard Elektrik Lorenz Ag Verfahren zur herstellung von traegerplatten fuer duenn- und dickschichtschaltungen
GB2039145A (en) * 1978-12-27 1980-07-30 Hitachi Ltd Semiconductor device shielding
US4256792A (en) * 1980-01-25 1981-03-17 Honeywell Inc. Composite electronic substrate of alumina uniformly needled through with aluminum nitride
GB2057757A (en) * 1979-08-30 1981-04-01 Burr Brown Res Corp Moulded lead frame dual in-line package and fabrication method therefor
EP0028802A1 (de) * 1979-11-05 1981-05-20 Hitachi, Ltd. Elektrisch isolierendes Substrat und Verfahren zur Herstellung eines solchen Substrats
US4352120A (en) * 1979-04-25 1982-09-28 Hitachi, Ltd. Semiconductor device using SiC as supporter of a semiconductor element
EP0081365A1 (de) * 1981-12-07 1983-06-15 Hitachi, Ltd. Elektrisch isolierender gesinterter Formkörper aus Siliziumkarbid

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3408228A (en) * 1963-02-18 1968-10-29 Nat Res Dev Electrical insulating bodies
US3576668A (en) * 1968-06-07 1971-04-27 United Aircraft Corp Multilayer thick film ceramic hybrid integrated circuit
US3718608A (en) * 1969-10-06 1973-02-27 Owens Illinois Inc Resistor compositions for microcircuitry
US3650778A (en) * 1969-10-29 1972-03-21 Fairchild Camera Instr Co Low-expansion, low-melting zinc phosphovanadate glass compositions
DE2040180B2 (de) * 1970-01-22 1977-08-25 Intel Corp, Mountain View, Calif. (V.St.A.) Verfahren zur verhinderung von mechanischen bruechen einer duennen, die oberflaeche eines halbleiterkoerpers ueberdeckende isolierschichten ueberziehenden elektrisch leitenden schicht
US3900330A (en) * 1973-03-22 1975-08-19 Nippon Electric Glass Co Zno-b' 2'o' 3'-sio' 2 'glass coating compositions containing ta' 2'o' 5 'and a semiconductor device coated with the same
US4073657A (en) * 1976-07-16 1978-02-14 Motorola, Inc. Glass for semiconductors
US4172109A (en) * 1976-11-26 1979-10-23 The Carborundum Company Pressureless sintering beryllium containing silicon carbide powder composition
JPS5615047A (en) * 1979-07-19 1981-02-13 Hitachi Ltd Semiconductor device
JPS5831755B2 (ja) * 1979-11-05 1983-07-08 株式会社日立製作所 電気絶縁用基体
US4396935A (en) * 1980-10-06 1983-08-02 Ncr Corporation VLSI Packaging system

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US955008A (en) * 1909-05-14 1910-04-12 Richard Star Apparatus for indicating the speed of ships.
DE2424702A1 (de) * 1974-05-21 1975-12-11 Standard Elektrik Lorenz Ag Verfahren zur herstellung von traegerplatten fuer duenn- und dickschichtschaltungen
GB2039145A (en) * 1978-12-27 1980-07-30 Hitachi Ltd Semiconductor device shielding
US4352120A (en) * 1979-04-25 1982-09-28 Hitachi, Ltd. Semiconductor device using SiC as supporter of a semiconductor element
GB2057757A (en) * 1979-08-30 1981-04-01 Burr Brown Res Corp Moulded lead frame dual in-line package and fabrication method therefor
EP0028802A1 (de) * 1979-11-05 1981-05-20 Hitachi, Ltd. Elektrisch isolierendes Substrat und Verfahren zur Herstellung eines solchen Substrats
US4256792A (en) * 1980-01-25 1981-03-17 Honeywell Inc. Composite electronic substrate of alumina uniformly needled through with aluminum nitride
EP0081365A1 (de) * 1981-12-07 1983-06-15 Hitachi, Ltd. Elektrisch isolierender gesinterter Formkörper aus Siliziumkarbid

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
IBM TECHNICAL DISCLOSURE BULLETIN, vol. 18, no. 2, July 1975, pages 353-354, New York, USA; Q.K. KERJILIAN et al.: "Thermally enhanced multilayer ceramic substrate structure" *
PATENTS ABSTRACTS OF JAPAN, vol. 4, no. 189(E-39)(671), 25th December 1980; & JP-A-55 130 155 (HITACHI SEISAKUSHO K.K.) 08-10-1980 *
PATENTS ABSTRACTS OF JAPAN, vol. 7, no. 194(E-195)(1339), 24th August 1983; & JP-A-58 096 757 (HITACHI SEISAKUSHO K.K.) 08-06-1983 *

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0097058A2 (de) * 1982-06-16 1983-12-28 Hitachi, Ltd. Gesinterter Gegenstand aus Siliciumcarbid mit metallisierter Schicht und Verfahren zu seiner Herstellung
EP0097058A3 (en) * 1982-06-16 1984-10-03 Hitachi, Ltd. Sic sintered body having metallized layer and production method therefor
EP0137385A1 (de) * 1983-09-22 1985-04-17 Hitachi, Ltd. Gehäuse für integrierte Schaltung
EP0211618A2 (de) * 1985-08-05 1987-02-25 Hitachi, Ltd. Integrierte Schaltungspackung
EP0211618A3 (en) * 1985-08-05 1987-12-16 Hitachi, Ltd. Integrated circuit package
EP0304142A2 (de) * 1987-08-05 1989-02-22 Director General, Agency of Industrial Science and Technology Packung für Halbleiterelement
EP0304142A3 (de) * 1987-08-05 1989-03-01 Director General, Agency of Industrial Science and Technology Packung für Halbleiterelement
EP0379734A1 (de) * 1988-12-26 1990-08-01 Sumitomo Electric Industries, Ltd. Halbleiteranordnungs-Packung
US5159432A (en) * 1988-12-26 1992-10-27 Sumitomo Electric Industries, Ltd. Semiconductor device package having improved sealing at the aluminum nitride substrate/low melting point glass interface

Also Published As

Publication number Publication date
US4517584A (en) 1985-05-14
JPS58101442A (ja) 1983-06-16
EP0081992A3 (de) 1984-11-14

Similar Documents

Publication Publication Date Title
US4517584A (en) Ceramic packaged semiconductor device
US4651192A (en) Ceramic packaged semiconductor device
EP0153737B1 (de) Schaltungssubstrat mit hoher Wärmeleitfähigkeit
US4571610A (en) Semiconductor device having electrically insulating substrate of SiC
KR910007016B1 (ko) 반도체 장치용 부품간의 접속 구조물
EP0788153B1 (de) Teil für Halbleiter aus Aluminiumnitrid-Substratmaterial und seine Herstellungsmethode
JPH06296084A (ja) 高熱伝導体及びこれを備えた配線基板とこれらの製造方法
EP0470839B1 (de) Keramisches Substrat mit Silber enthaltender Verdrahtung
JP3336240B2 (ja) 半導体素子実装基板
JP4227610B2 (ja) 放熱基体の製造方法
GB2103250A (en) Silver-filled glass
JPS59134852A (ja) 集積回路パツケ−ジ
JP3426827B2 (ja) 半導体装置
KR970004545B1 (ko) 금 전도체 조성물
JP3450119B2 (ja) メタライズ組成物及びそれを用いた配線基板
JPH0748180A (ja) セラミックス−金属接合体
JP2633879B2 (ja) 非酸化物系セラミックス用導体ペースト組成物
JP3323043B2 (ja) 配線基板とそれを用いた半導体素子収納用パッケージおよびその実装構造
JPH0794624A (ja) 回路基板
JP3210837B2 (ja) 配線基板とそれを用いた半導体素子収納用パッケージおよびその実装構造
JP3850312B2 (ja) 半導体素子収納用パッケージおよび半導体装置
JPH06196585A (ja) 回路基板
JP3659298B2 (ja) 半導体素子収納用パッケージ
JP3450167B2 (ja) 半導体素子収納用パッケージ
JPS638621B2 (de)

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19830304

AK Designated contracting states

Designated state(s): DE FR GB NL

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Designated state(s): DE FR GB NL

17Q First examination report despatched

Effective date: 19860630

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN WITHDRAWN

18W Application withdrawn

Withdrawal date: 19861122

RIN1 Information on inventor provided before grant (corrected)

Inventor name: URA, MITSURU

Inventor name: NAKAMURA, KOUSUKE

Inventor name: MATSUSHITA, YASUO