DE69918219T2 - Methode zur Verbesserung der Stöpsel-Leitfähigkeit - Google Patents

Methode zur Verbesserung der Stöpsel-Leitfähigkeit Download PDF

Info

Publication number
DE69918219T2
DE69918219T2 DE69918219T DE69918219T DE69918219T2 DE 69918219 T2 DE69918219 T2 DE 69918219T2 DE 69918219 T DE69918219 T DE 69918219T DE 69918219 T DE69918219 T DE 69918219T DE 69918219 T2 DE69918219 T2 DE 69918219T2
Authority
DE
Germany
Prior art keywords
electrode
plug
oxide
diffusion barrier
conductivity
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69918219T
Other languages
German (de)
English (en)
Other versions
DE69918219D1 (de
Inventor
Hua Shen
Joachim Hoepfner
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qimonda AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Publication of DE69918219D1 publication Critical patent/DE69918219D1/de
Application granted granted Critical
Publication of DE69918219T2 publication Critical patent/DE69918219T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/01Manufacture or treatment
    • H10B12/02Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03Making the capacitor or connections thereto
    • H10B12/033Making the capacitor or connections thereto the capacitor extending over the transistor
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D1/00Resistors, capacitors or inductors
    • H10D1/60Capacitors
    • H10D1/62Capacitors having potential barriers
    • H10D1/66Conductor-insulator-semiconductor capacitors, e.g. MOS capacitors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D1/00Resistors, capacitors or inductors
    • H10D1/60Capacitors
    • H10D1/68Capacitors having no potential barriers
    • H10D1/692Electrodes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D1/00Resistors, capacitors or inductors
    • H10D1/60Capacitors
    • H10D1/68Capacitors having no potential barriers
    • H10D1/682Capacitors having no potential barriers having dielectrics comprising perovskite structures

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Memories (AREA)
  • Ceramic Capacitors (AREA)
  • Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
DE69918219T 1998-05-08 1999-04-12 Methode zur Verbesserung der Stöpsel-Leitfähigkeit Expired - Lifetime DE69918219T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US74882 1987-07-17
US09/074,882 US6046059A (en) 1998-05-08 1998-05-08 Method of forming stack capacitor with improved plug conductivity

Publications (2)

Publication Number Publication Date
DE69918219D1 DE69918219D1 (de) 2004-07-29
DE69918219T2 true DE69918219T2 (de) 2005-07-28

Family

ID=22122235

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69918219T Expired - Lifetime DE69918219T2 (de) 1998-05-08 1999-04-12 Methode zur Verbesserung der Stöpsel-Leitfähigkeit

Country Status (7)

Country Link
US (2) US6046059A (OSRAM)
EP (1) EP0955679B1 (OSRAM)
JP (1) JP2000031418A (OSRAM)
KR (1) KR100372404B1 (OSRAM)
CN (1) CN1235368A (OSRAM)
DE (1) DE69918219T2 (OSRAM)
TW (1) TW410429B (OSRAM)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6174799B1 (en) * 1999-01-05 2001-01-16 Advanced Micro Devices, Inc. Graded compound seed layers for semiconductors
US6214661B1 (en) * 2000-01-21 2001-04-10 Infineon Technologoies North America Corp. Method to prevent oxygen out-diffusion from BSTO containing micro-electronic device
US6624076B1 (en) * 2000-01-21 2003-09-23 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method for fabricating the same
US6358855B1 (en) 2000-06-16 2002-03-19 Infineon Technologies Ag Clean method for recessed conductive barriers
US6297123B1 (en) * 2000-11-29 2001-10-02 United Microelectronics Corp. Method of preventing neck oxidation of a storage node
US6432725B1 (en) 2001-09-28 2002-08-13 Infineon Technologies Ag Methods for crystallizing metallic oxide dielectric films at low temperature
US6515325B1 (en) * 2002-03-06 2003-02-04 Micron Technology, Inc. Nanotube semiconductor devices and methods for making the same
US7231839B2 (en) * 2003-08-11 2007-06-19 The Board Of Trustees Of The Leland Stanford Junior University Electroosmotic micropumps with applications to fluid dispensing and field sampling
US7927948B2 (en) * 2005-07-20 2011-04-19 Micron Technology, Inc. Devices with nanocrystals and methods of formation
WO2024257388A1 (ja) * 2023-06-16 2024-12-19 株式会社村田製作所 キャパシタおよびその製造方法

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5381302A (en) * 1993-04-02 1995-01-10 Micron Semiconductor, Inc. Capacitor compatible with high dielectric constant materials having a low contact resistance layer and the method for forming same
US5504041A (en) * 1994-08-01 1996-04-02 Texas Instruments Incorporated Conductive exotic-nitride barrier layer for high-dielectric-constant materials
US6093615A (en) * 1994-08-15 2000-07-25 Micron Technology, Inc. Method of fabricating a contact structure having a composite barrier layer between a platinum layer and a polysilicon plug
JPH0945877A (ja) * 1995-07-31 1997-02-14 Matsushita Electron Corp 容量素子の製造方法
JP3388089B2 (ja) * 1996-04-25 2003-03-17 シャープ株式会社 不揮発性半導体メモリ素子の製造方法
KR100226772B1 (ko) * 1996-09-25 1999-10-15 김영환 반도체 메모리 장치 및 그 제조방법
KR100445059B1 (ko) * 1997-06-30 2004-11-16 주식회사 하이닉스반도체 반도체장치의캐패시터제조방법

Also Published As

Publication number Publication date
KR19990088068A (ko) 1999-12-27
EP0955679B1 (en) 2004-06-23
US6313495B1 (en) 2001-11-06
US6046059A (en) 2000-04-04
DE69918219D1 (de) 2004-07-29
TW410429B (en) 2000-11-01
CN1235368A (zh) 1999-11-17
EP0955679A2 (en) 1999-11-10
EP0955679A3 (en) 2002-01-16
JP2000031418A (ja) 2000-01-28
KR100372404B1 (ko) 2003-02-17

Similar Documents

Publication Publication Date Title
DE69827974T2 (de) Halbleiter verarbeitungverfahren mit der herstellung von einer sperrschicht
DE10226381B4 (de) Verfahren zur herstellung einer halbleiter-vorrichtung mit einem dünnfilm-kondensator
DE4442358A1 (de) SRAM-Zelle und Verfahren zum Herstellen von SRAM-Zellen
DE10002315A1 (de) Verfahren zum Ausbilden von HSG-Kondensatoren aus ungleichmäßig dotierten amorphen Siliziumschichten und darin ausgebildeten HSG-Kondensatoren
DE19719699A1 (de) Verfahren zur Bildung eines dynamischen Speichers mit hoher Dichte und wahlfreiem Zugang
DE19935947A1 (de) Verfahren zum Ausbilden einer Mehrebenen-Zwischenverbindung in einem ferroelektrischen Speicherbauelement
DE19829300A1 (de) Ferroelektrische Speichereinrichtung mit elektrischer Verbindung zwischen einer unteren Kondensatorelektrode und einem Kontaktstopfen sowie Verfahren zu deren Herstellung
DE19640246A1 (de) Halbleiteranordnung mit geschützter Barriere für eine Stapelzelle
DE102020112783A1 (de) Nichtflüchtige speicheranordnung und herstellungstechnologie
DE10014315A1 (de) Halbleiterspeicher und Verfahren zur Herstellung desselben
DE69028245T2 (de) Dynamische RAM-Zelle mit hoher Dichte
DE10065976A1 (de) Verfahren zur Herstellung eines Halbleiterbauelements
DE69918219T2 (de) Methode zur Verbesserung der Stöpsel-Leitfähigkeit
DE69022621T2 (de) Integrierter ferro-elektrischer Kondensator.
DE19843641A1 (de) Grabenkondensator mit Isolationskragen und entsprechendes Herstellungsverfahren
DE102004003084B3 (de) Halbleiterspeicherzelle sowie zugehöriges Herstellungsverfahren
DE102004016705B4 (de) Verfahren zur Ausbildung einer Öffnung für einen Kontakt in einem Halbleiterbauelement sowie zugehörige Halbleiterbauelementstruktur
KR20050076895A (ko) 반도체 장치의 커패시터, 이를 포함하는 메모리 소자 및커패시터 제조 방법
EP1709681B1 (de) Halbleiterspeicherzelle sowie zugehöriges herstellungsverfahren
EP1202333A2 (de) Speicherkondensator und zugehörige Kontaktierungsstruktur sowie Verfahren zu deren Herstellung
EP1352430B1 (de) Herstellungsverfahren für einen DRAM- oder FeRAM-Speicher mit zwei Kondensatoren pro Auswahltransistor
DE19640448C1 (de) Verfahren zum Herstellen einer Halbleiteranordnung mit einem Kondensator
EP1202332B1 (de) Kontaktierungsstruktur für einen ferroelektrischen Speicherkondensator und Verfahren zu ihrer Herstellung
DE102004005694B3 (de) Grabenkondensator mit Isolationskragen und entsprechendes Herstellungsverfahren
EP0931347A1 (de) Integrierte halbleiterspeicheranordnung mit "buried-plate-elektrode"

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: QIMONDA AG, 81739 MUENCHEN, DE