DE69828547D1 - Verbesserte Abgleichschaltungen für dynamischen Zugriffspeicher und Verfahren dafür - Google Patents
Verbesserte Abgleichschaltungen für dynamischen Zugriffspeicher und Verfahren dafürInfo
- Publication number
- DE69828547D1 DE69828547D1 DE69828547T DE69828547T DE69828547D1 DE 69828547 D1 DE69828547 D1 DE 69828547D1 DE 69828547 T DE69828547 T DE 69828547T DE 69828547 T DE69828547 T DE 69828547T DE 69828547 D1 DE69828547 D1 DE 69828547D1
- Authority
- DE
- Germany
- Prior art keywords
- access memory
- methods therefor
- dynamic access
- tuning circuits
- improved dynamic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4094—Bit-line management or control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Dram (AREA)
- Semiconductor Memories (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US884855 | 1997-06-30 | ||
| US08/884,855 US5875138A (en) | 1997-06-30 | 1997-06-30 | Dynamic access memory equalizer circuits and methods therefor |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| DE69828547D1 true DE69828547D1 (de) | 2005-02-17 |
| DE69828547T2 DE69828547T2 (de) | 2005-12-22 |
Family
ID=25385568
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE69828547T Expired - Fee Related DE69828547T2 (de) | 1997-06-30 | 1998-06-05 | Verbesserte Abgleichschaltungen für dynamischen Zugriffspeicher und Verfahren dafür |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US5875138A (de) |
| EP (1) | EP0889480B1 (de) |
| JP (1) | JP4376983B2 (de) |
| KR (1) | KR100522902B1 (de) |
| DE (1) | DE69828547T2 (de) |
| TW (1) | TW385443B (de) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE19822750A1 (de) * | 1998-05-20 | 1999-11-25 | Siemens Ag | Halbleiterspeicher mit differentiellen Bitleitungen |
| KR100439037B1 (ko) * | 2002-08-06 | 2004-07-03 | 삼성전자주식회사 | 반도체 메모리 장치의 비트 라인 프리차지 회로 |
| KR101185757B1 (ko) * | 2005-06-20 | 2012-09-25 | 고에키자이단호진 고쿠사이카가쿠 신고우자이단 | 층간 절연막 및 배선 구조와 그것들의 제조 방법 |
| JP4392694B2 (ja) * | 2007-01-10 | 2010-01-06 | エルピーダメモリ株式会社 | 半導体記憶装置 |
| KR101015123B1 (ko) | 2007-07-26 | 2011-02-16 | 주식회사 하이닉스반도체 | 셀 어레이 블럭 내에 이퀄라이즈 트랜지스터가 형성되는반도체 메모리 장치 |
| KR102070623B1 (ko) | 2013-07-09 | 2020-01-29 | 삼성전자 주식회사 | 비트 라인 등화 회로 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4651183A (en) * | 1984-06-28 | 1987-03-17 | International Business Machines Corporation | High density one device memory cell arrays |
| JP2590171B2 (ja) * | 1988-01-08 | 1997-03-12 | 株式会社日立製作所 | 半導体記憶装置 |
| JPH0729373A (ja) * | 1993-07-08 | 1995-01-31 | Mitsubishi Electric Corp | 半導体記憶装置 |
| KR0152168B1 (ko) * | 1994-04-15 | 1998-10-01 | 모리시다 요이치 | 반도체 기억장치 |
-
1997
- 1997-06-30 US US08/884,855 patent/US5875138A/en not_active Expired - Lifetime
-
1998
- 1998-06-04 TW TW087108837A patent/TW385443B/zh not_active IP Right Cessation
- 1998-06-05 DE DE69828547T patent/DE69828547T2/de not_active Expired - Fee Related
- 1998-06-05 EP EP98110284A patent/EP0889480B1/de not_active Expired - Lifetime
- 1998-06-24 KR KR1019980023803A patent/KR100522902B1/ko not_active IP Right Cessation
- 1998-06-30 JP JP18438298A patent/JP4376983B2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| DE69828547T2 (de) | 2005-12-22 |
| JP4376983B2 (ja) | 2009-12-02 |
| US5875138A (en) | 1999-02-23 |
| KR100522902B1 (ko) | 2006-04-21 |
| EP0889480B1 (de) | 2005-01-12 |
| EP0889480A3 (de) | 1999-08-04 |
| TW385443B (en) | 2000-03-21 |
| KR19990007263A (ko) | 1999-01-25 |
| JPH1187642A (ja) | 1999-03-30 |
| EP0889480A2 (de) | 1999-01-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE69635105D1 (de) | Mehrstufige Speicherschaltungen und entsprechende Lese- und Schreibverfahren | |
| DE69942628D1 (de) | Halbleiterspeichersystem und Zugriffverfahren für Halbleiterspeicher und Halbleiterspeicher | |
| KR960012008A (ko) | 다이나믹형 메모리 | |
| DE69904320D1 (de) | On-chip schaltung und verfahren zur speicherschaltungs-prüfung | |
| DE69621011D1 (de) | Kondensator für eine integrierte schaltung | |
| KR970004021A (ko) | 반도체 기억장치 및 반도체 집적회로장치 | |
| DE69525421D1 (de) | Integrierte Speicherschaltungsanordnung | |
| DE69835780D1 (de) | Halbleiter-Speicherbauelement und Verfahren zu seiner Herstellung | |
| DE69430076D1 (de) | Halbleiterspeicher und Zugriffverfahren für solchen Speicher | |
| DE69521741D1 (de) | Direktzugriffspeicher und System für Rasterpuffer | |
| DE69916489D1 (de) | Speicherverwaltungseinheit für java-umgebungs-rechner und verfahren hierfür | |
| DE69804708T2 (de) | Verfahren und Gerät für Grössenoptimierung von Speichereinheiten | |
| DE69737709D1 (de) | Verfahren und Vorrichtung für Informationsverarbeitung und Speicherzuordnungsanordnung | |
| DE69811181T2 (de) | Leseverfahren für ferroelektrischen 1T/1C-Speicher | |
| DE69929755D1 (de) | Klemmschaltung und -verfahren für dynamische Speicher mit wahlfreiem Zugriff | |
| DE69840486D1 (de) | Halbleiterspeicher und Zugriffsverfahren hierauf | |
| KR960008551A (ko) | 듀얼 뱅크 메모리를 리프레시하는 회로 및 방법 | |
| DE69739404D1 (de) | Optimiertes speicherzugriffsverfahren | |
| DE19680964T1 (de) | Speichertestgerät | |
| DE69717216D1 (de) | Schaltplatinenprüfvorrichtung und Verfahren dafür | |
| DE69720873D1 (de) | Speicherzugriffsverfahren und datenprozessor | |
| DE19781611T1 (de) | Speichertestgerät | |
| DE69822775D1 (de) | Betriebsverfahren für dynamischen Direktzugriffspeicher | |
| DE69828547D1 (de) | Verbesserte Abgleichschaltungen für dynamischen Zugriffspeicher und Verfahren dafür | |
| DE69800015D1 (de) | Löschverfahren für statischen RAM-Speicher und zugehörige Speicherschaltung |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 8364 | No opposition during term of opposition | ||
| 8339 | Ceased/non-payment of the annual fee |