DE69522484D1 - Verfahren zur Herstellung einer keramischen Leiterplatte - Google Patents

Verfahren zur Herstellung einer keramischen Leiterplatte

Info

Publication number
DE69522484D1
DE69522484D1 DE69522484T DE69522484T DE69522484D1 DE 69522484 D1 DE69522484 D1 DE 69522484D1 DE 69522484 T DE69522484 T DE 69522484T DE 69522484 T DE69522484 T DE 69522484T DE 69522484 D1 DE69522484 D1 DE 69522484D1
Authority
DE
Germany
Prior art keywords
manufacturing
circuit board
ceramic circuit
ceramic
board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69522484T
Other languages
English (en)
Other versions
DE69522484T2 (de
Inventor
Michio Horiuchi
Yoichi Harayama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shinko Electric Industries Co Ltd
Original Assignee
Shinko Electric Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shinko Electric Industries Co Ltd filed Critical Shinko Electric Industries Co Ltd
Application granted granted Critical
Publication of DE69522484D1 publication Critical patent/DE69522484D1/de
Publication of DE69522484T2 publication Critical patent/DE69522484T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
    • H05K3/4053—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques
    • H05K3/4061—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques for via connections in inorganic insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4857—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/486—Via connections through the substrate with or without pins
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4867—Applying pastes or inks, e.g. screen printing
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/09—Use of materials for the conductive, e.g. metallic pattern
    • H05K1/092—Dispersed materials, e.g. conductive pastes or inks
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/03—Use of materials for the substrate
    • H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0302—Properties and characteristics in general
    • H05K2201/0317—Thin film conductor layer; Thin film passive component
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/02—Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
    • H05K2203/025—Abrading, e.g. grinding or sand blasting
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/13—Moulding and encapsulation; Deposition techniques; Protective layers
    • H05K2203/1377—Protective layers
    • H05K2203/1383—Temporary protective insulating layer
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/22—Secondary treatment of printed circuits
    • H05K3/24—Reinforcing the conductive pattern
    • H05K3/245—Reinforcing conductive patterns made by printing techniques or by other techniques for applying conductive pastes, inks or powders; Reinforcing other conductive patterns by such techniques
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4626—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials
    • H05K3/4629—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials laminating inorganic sheets comprising printed circuits, e.g. green ceramic sheets
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S428/00—Stock material or miscellaneous articles
    • Y10S428/901—Printed circuit
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00—Stock material or miscellaneous articles
    • Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
    • Y10T428/24802—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.]
    • Y10T428/24917—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.] including metal layer
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00—Stock material or miscellaneous articles
    • Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
    • Y10T428/24802—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.]
    • Y10T428/24926—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.] including ceramic, glass, porcelain or quartz layer

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Ceramic Engineering (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Dispersion Chemistry (AREA)
  • Inorganic Chemistry (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
DE69522484T 1994-03-03 1995-03-02 Verfahren zur Herstellung einer keramischen Leiterplatte Expired - Fee Related DE69522484T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6033652A JPH07245482A (ja) 1994-03-03 1994-03-03 セラミック回路基板及びその製造方法

Publications (2)

Publication Number Publication Date
DE69522484D1 true DE69522484D1 (de) 2001-10-11
DE69522484T2 DE69522484T2 (de) 2002-04-25

Family

ID=12392384

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69522484T Expired - Fee Related DE69522484T2 (de) 1994-03-03 1995-03-02 Verfahren zur Herstellung einer keramischen Leiterplatte

Country Status (5)

Country Link
US (1) US5702807A (de)
EP (1) EP0670598B1 (de)
JP (1) JPH07245482A (de)
KR (1) KR0178076B1 (de)
DE (1) DE69522484T2 (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3483012B2 (ja) * 1994-07-01 2004-01-06 新光電気工業株式会社 セラミック基板製造用焼結体、セラミック基板およびその製造方法
JP2000164992A (ja) * 1998-11-26 2000-06-16 Kyocera Corp 配線基板およびその製造方法
JP2008245668A (ja) * 2007-03-29 2008-10-16 Fujinon Corp 電子内視鏡の撮像装置、および電子内視鏡
JP5293971B2 (ja) 2009-09-30 2013-09-18 株式会社村田製作所 積層セラミック電子部品、および積層セラミック電子部品の製造方法
JP5511557B2 (ja) * 2010-07-08 2014-06-04 セイコーインスツル株式会社 ガラス基板の製造方法及び電子部品の製造方法
JP2012019108A (ja) * 2010-07-08 2012-01-26 Seiko Instruments Inc ガラス基板の製造方法及び電子部品の製造方法
JP7378210B2 (ja) * 2019-01-17 2023-11-13 新光電気工業株式会社 セラミック部材の製造方法

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5817651A (ja) * 1981-07-24 1983-02-01 Hitachi Ltd 多層回路板とその製造方法
JPS6183674A (ja) * 1984-10-01 1986-04-28 株式会社日立製作所 セラミツク配線基板及びその製造方法
US5139852A (en) * 1988-03-11 1992-08-18 International Business Machines Corporation Low dielectric composite substrate
JP2765885B2 (ja) * 1988-11-14 1998-06-18 新光電気工業株式会社 窒化アルミニウム回路基板及びその製造方法
WO1991004650A1 (en) * 1989-09-19 1991-04-04 Fujitsu Limited Via-forming ceramics composition
JP2692332B2 (ja) * 1990-03-27 1997-12-17 富士通株式会社 窒化アルミニウム基板の製造方法
JP3053949B2 (ja) * 1992-02-24 2000-06-19 イビデン株式会社 窒化アルミニウム多層基板の製造方法
CA2105448A1 (en) * 1992-09-05 1994-03-06 Michio Horiuchi Aluminum nitride circuit board and method of producing same

Also Published As

Publication number Publication date
EP0670598A2 (de) 1995-09-06
EP0670598A3 (de) 1996-04-10
DE69522484T2 (de) 2002-04-25
JPH07245482A (ja) 1995-09-19
EP0670598B1 (de) 2001-09-05
KR0178076B1 (ko) 1999-05-15
US5702807A (en) 1997-12-30

Similar Documents

Publication Publication Date Title
DE59509316D1 (de) Verfahren zur Herstellung einer dreidimensionalen integrierten Schaltung
DE59506266D1 (de) Verfahren zur Herstellung einer vertikalen integrierten Schaltungsstruktur
DE59610212D1 (de) Schaltungseinheit und Verfahren zur Herstellung einer Schaltungseinheit
DE69305939T2 (de) Verfahren zur Herstellung eines keramischen Schaltungssubstrates
DE69111890D1 (de) Verfahren zur Herstellung einer Mehrschichtleiterplatte.
DE3575512D1 (de) Verfahren zur herstellung einer keramischen leiterplatte.
DE69525273T2 (de) Verfahren zur Herstellung einer integrierten Schaltung
DE69501832D1 (de) Verfahren zur Herstellung einer Nockenwelle
DE69920629D1 (de) Verfahren zur Herstellung einer biegsamen Schaltungsplatte
DE69718134D1 (de) Verfahren zur Herstellung einer hochintegrierten Schaltung
DE3789369T2 (de) Verfahren zur Herstellung einer keramischen Schaltungsplatte.
DE69015879T2 (de) Verfahren zur Herstellung einer oberflächenmontierbaren Leiterplatte.
DE69800219T2 (de) Verfahren zur Herstellung einer Mehrlagenleiterplatte
DE69911902D1 (de) Verfahren zur Herstellung einer gedruckten Schaltung
DE69015721D1 (de) Verfahren zur Herstellung einer supraleitenden Schaltung.
DE69530698D1 (de) Verfahren zur herstellung einer leiterplatte
DE69522484T2 (de) Verfahren zur Herstellung einer keramischen Leiterplatte
DE69529909T2 (de) Verfahren zur herstellung einer elektronischen schaltung
DE69123692D1 (de) Verfahren zur Herstellung einer keramischen Leiterplatte
DE69013851D1 (de) Verfahren zur Herstellung einer keramischen Schaltungsplatte.
DE69033515D1 (de) Verfahren zur Herstellung einer integrierten Schaltung
DE69431175T2 (de) Verfahren zur Herstellung einer Leiterplatte
DE69408542T2 (de) Verfahren zur herstellung einer leiterplatte
DE69303684D1 (de) Verfahren zur Herstellung einer mehrschichtigen Leiterplatte
DE69016752D1 (de) Verfahren zur Herstellung einer flexiblen gedruckten Schaltungsplatte.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee