DE69522196D1 - Pufferschaltung und Vorspannungsschaltung - Google Patents

Pufferschaltung und Vorspannungsschaltung

Info

Publication number
DE69522196D1
DE69522196D1 DE69522196T DE69522196T DE69522196D1 DE 69522196 D1 DE69522196 D1 DE 69522196D1 DE 69522196 T DE69522196 T DE 69522196T DE 69522196 T DE69522196 T DE 69522196T DE 69522196 D1 DE69522196 D1 DE 69522196D1
Authority
DE
Germany
Prior art keywords
circuit
bias
buffer
buffer circuit
bias circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69522196T
Other languages
English (en)
Other versions
DE69522196T2 (de
Inventor
Tetsuya Tanabe
Satoru Tanio
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lapis Semiconductor Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Application granted granted Critical
Publication of DE69522196D1 publication Critical patent/DE69522196D1/de
Publication of DE69522196T2 publication Critical patent/DE69522196T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is dc
    • G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/24—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the field-effect type only
    • G05F3/242—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the field-effect type only with compensation for device parameters, e.g. channel width modulation, threshold voltage, processing, or external variations, e.g. temperature, loading, supply voltage
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is dc
    • G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/24—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the field-effect type only
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00369—Modifications for compensating variations of temperature, supply voltage or other physical parameters
    • H03K19/00384—Modifications for compensating variations of temperature, supply voltage or other physical parameters in field effect transistor circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018521—Interface arrangements of complementary type, e.g. CMOS
    • H03K19/018528—Interface arrangements of complementary type, e.g. CMOS with at least one differential stage

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • General Engineering & Computer Science (AREA)
  • Nonlinear Science (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Logic Circuits (AREA)
  • Amplifiers (AREA)
DE69522196T 1994-12-26 1995-11-24 Pufferschaltung und Vorspannungsschaltung Expired - Lifetime DE69522196T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP32232794A JP3158000B2 (ja) 1994-12-26 1994-12-26 バイアス回路

Publications (2)

Publication Number Publication Date
DE69522196D1 true DE69522196D1 (de) 2001-09-20
DE69522196T2 DE69522196T2 (de) 2002-04-18

Family

ID=18142406

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69522196T Expired - Lifetime DE69522196T2 (de) 1994-12-26 1995-11-24 Pufferschaltung und Vorspannungsschaltung

Country Status (6)

Country Link
US (2) US5648734A (de)
EP (1) EP0720296B1 (de)
JP (1) JP3158000B2 (de)
KR (1) KR100363139B1 (de)
DE (1) DE69522196T2 (de)
TW (1) TW453023B (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5909127A (en) * 1995-12-22 1999-06-01 International Business Machines Corporation Circuits with dynamically biased active loads
US6531909B1 (en) 1999-09-15 2003-03-11 Linear Technology Corporation Load-generated drive, substantially no quiescent current, techniques and circuits for high speed switching of transistors
US7173474B1 (en) 1999-09-15 2007-02-06 Linear Technology Corporation Load-generated drive, no quiescent current, techniques and circuits for high speed switching of transistors
AU2001270290A1 (en) 2000-07-03 2002-01-14 Broadcom Corporation Bis circuit for establishing a plurality of bias voltages
US6522174B2 (en) * 2001-04-16 2003-02-18 Intel Corporation Differential cascode current mode driver
US6791356B2 (en) * 2001-06-28 2004-09-14 Intel Corporation Bidirectional port with clock channel used for synchronization
JP4160503B2 (ja) * 2001-08-16 2008-10-01 エヌエックスピー ビー ヴィ 差動リング発振器段

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3970875A (en) * 1974-11-21 1976-07-20 International Business Machines Corporation LSI chip compensator for process parameter variations
JPS562017A (en) * 1979-06-19 1981-01-10 Toshiba Corp Constant electric current circuit
NL8001560A (nl) * 1980-03-17 1981-10-16 Philips Nv Stroomstabilisator opgebouwd met veldeffekttransistor van het verrijkingstype.
GB2093303B (en) * 1981-01-20 1985-05-22 Citizen Watch Co Ltd Voltage sensing circuit
US4450371A (en) * 1982-03-18 1984-05-22 Rca Corporation Speed up circuit
JPS59191936A (ja) * 1983-04-15 1984-10-31 Nec Corp 高速論理回路
US4570084A (en) * 1983-11-21 1986-02-11 International Business Machines Corporation Clocked differential cascode voltage switch logic systems
US4616189A (en) * 1985-04-26 1986-10-07 Triquint Semiconductor, Inc. Gallium arsenide differential amplifier with closed loop bias stabilization
JPS62234705A (ja) * 1986-04-03 1987-10-15 Toyota Motor Corp 自動車の懸架装置
JP2559032B2 (ja) * 1986-09-13 1996-11-27 富士通株式会社 差動増幅回路
JPS63234705A (ja) * 1987-03-24 1988-09-30 Matsushita Electric Ind Co Ltd 差動増幅器
US4994688A (en) * 1988-05-25 1991-02-19 Hitachi Ltd. Semiconductor device having a reference voltage generating circuit
EP0483125B1 (de) * 1988-06-30 1996-04-03 BELL TELEPHONE MANUFACTURING COMPANY Naamloze Vennootschap Stromquelle
KR910001068B1 (ko) * 1988-07-11 1991-02-23 삼성전자 주식회사 메모리장치의 공급전압 안정화회로
EP0600852B1 (de) * 1988-11-21 1999-03-24 Nippon Telegraph And Telephone Corporation Logik-Schaltungsanordnungen
EP0397408A1 (de) * 1989-05-09 1990-11-14 Advanced Micro Devices, Inc. Referenzspannungsgenerator
JPH05167427A (ja) * 1991-12-13 1993-07-02 Toshiba Corp レベルシフト回路
US5309039A (en) * 1992-09-29 1994-05-03 Motorola, Inc. Power supply dependent input buffer
US5486778A (en) * 1993-03-10 1996-01-23 Brooktree Corporation Input buffer for translating TTL levels to CMOS levels
US5488321A (en) * 1993-04-07 1996-01-30 Rambus, Inc. Static high speed comparator
JP2531104B2 (ja) * 1993-08-02 1996-09-04 日本電気株式会社 基準電位発生回路
US5399960A (en) * 1993-11-12 1995-03-21 Cypress Semiconductor Corporation Reference voltage generation method and apparatus
US5654665A (en) * 1995-05-18 1997-08-05 Dynachip Corporation Programmable logic bias driver

Also Published As

Publication number Publication date
JP3158000B2 (ja) 2001-04-23
EP0720296B1 (de) 2001-08-16
KR100363139B1 (ko) 2003-02-11
US5739719A (en) 1998-04-14
EP0720296A2 (de) 1996-07-03
TW453023B (en) 2001-09-01
EP0720296A3 (de) 1997-04-16
US5648734A (en) 1997-07-15
JPH08181549A (ja) 1996-07-12
DE69522196T2 (de) 2002-04-18
KR960027331A (ko) 1996-07-22

Similar Documents

Publication Publication Date Title
DE69431011D1 (de) Kühlkörper und zugehörige Montageanordnung
DE69425782D1 (de) Hyterosalpingographie und selektive Salpingographie
DE69412667T2 (de) Überspannungstolerante Ausgangspufferschaltung
DE69826825D1 (de) Schaltungsanordnung und zugehörige signalleuchte
DE69431266T2 (de) Pufferschaltungen
BR9506832A (pt) N-pirazolilanilinas e n-pirazolilaminopiridinas
DE69505649D1 (de) Verstärkerschaltung
BR1100834A (pt) Piridopirimidinas substituìdas e antihipertensivos
DE69717893D1 (de) Ausgangpufferschaltung
DE69515407D1 (de) Ausgangspufferschaltung
DE69518687D1 (de) Versorgung-unterscheidendes und Versorgung-adaptierendes elektronisches System
DE69522196D1 (de) Pufferschaltung und Vorspannungsschaltung
DE69515383T2 (de) Abtast- und Halteschaltung
ITMI921571A1 (it) Azaciclo e azabiciclo alchiliden idrossilamine
BR9205281A (pt) Pentapeptideos imuno-reguladores e neuro-reguladores
FI1031U1 (fi) En troakar
KR960012641A (ko) 반도체 장치 및 반도체 레이저 장치
FI972010A0 (fi) Arrangemang i en borrningsanordning
FI943131A0 (fi) Siirtovaunu
NO954530D0 (no) Aryloksycykloalkenyl- og aryloksyimino-cykloalkenylhydroksyurinstoffer
KR950007492U (ko) 부정 논리곱 회로
KR940021417U (ko) 출력 버퍼회로
ITMI941026A1 (it) Azaciclo e azabiciclo ammidi
ITMI931648A1 (it) Azaciclo e azabiciclo ammidi
KR970050435U (ko) 버퍼 회로

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: OKI SEMICONDUCTOR CO.,LTD., TOKYO, JP