DE69428014T2 - Verfahren zur Herstellung eines Dünnschichttransistors - Google Patents

Verfahren zur Herstellung eines Dünnschichttransistors

Info

Publication number
DE69428014T2
DE69428014T2 DE69428014T DE69428014T DE69428014T2 DE 69428014 T2 DE69428014 T2 DE 69428014T2 DE 69428014 T DE69428014 T DE 69428014T DE 69428014 T DE69428014 T DE 69428014T DE 69428014 T2 DE69428014 T2 DE 69428014T2
Authority
DE
Germany
Prior art keywords
manufacturing
thin film
film transistor
transistor
thin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69428014T
Other languages
English (en)
Other versions
DE69428014D1 (de
Inventor
Shigeru Aomori
Keiji Tarui
Atsushi Yoshinouchi
Tatsuo Morita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Application granted granted Critical
Publication of DE69428014D1 publication Critical patent/DE69428014D1/de
Publication of DE69428014T2 publication Critical patent/DE69428014T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/1288—Multistep manufacturing methods employing particular masking sequences or specially adapted masks, e.g. half-tone mask
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
    • H01L21/223—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a gaseous phase
    • H01L21/2236—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a gaseous phase from or into a plasma phase
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/3003—Hydrogenation or deuterisation, e.g. using atomic hydrogen from a plasma
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742—Thin film unipolar transistors
    • H01L29/6675—Amorphous silicon or polysilicon transistors
    • H01L29/66757—Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78651—Silicon transistors
    • H01L29/7866—Non-monocrystalline silicon transistors
    • H01L29/78672—Polycrystalline or microcrystalline silicon transistor
    • H01L29/78675—Polycrystalline or microcrystalline silicon transistor with normal-type structure, e.g. with top gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2237/00—Discharge tubes exposing object to beam, e.g. for analysis treatment, etching, imaging
    • H01J2237/30—Electron or ion beam tubes for processing objects
    • H01J2237/317—Processing objects on a microscale
    • H01J2237/31701—Ion implantation

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Plasma & Fusion (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Thin Film Transistor (AREA)
DE69428014T 1993-09-22 1994-09-22 Verfahren zur Herstellung eines Dünnschichttransistors Expired - Lifetime DE69428014T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP23661093 1993-09-22
JP6177076A JPH07142743A (ja) 1993-09-22 1994-07-28 薄膜トランジスタの製造方法

Publications (2)

Publication Number Publication Date
DE69428014D1 DE69428014D1 (de) 2001-09-27
DE69428014T2 true DE69428014T2 (de) 2002-04-18

Family

ID=26497750

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69428014T Expired - Lifetime DE69428014T2 (de) 1993-09-22 1994-09-22 Verfahren zur Herstellung eines Dünnschichttransistors

Country Status (5)

Country Link
US (1) US5504020A (de)
EP (1) EP0645803B1 (de)
JP (1) JPH07142743A (de)
KR (1) KR0145267B1 (de)
DE (1) DE69428014T2 (de)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5719065A (en) 1993-10-01 1998-02-17 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device with removable spacers
US5635408A (en) * 1994-04-28 1997-06-03 Canon Kabushiki Kaisha Method of producing a semiconductor device
US5976919A (en) * 1994-06-10 1999-11-02 Matsushita Electric Industrial Co., Ltd. Apparatus and method of manufacturing semiconductor element
JP3146113B2 (ja) * 1994-08-30 2001-03-12 シャープ株式会社 薄膜トランジスタの製造方法および液晶表示装置
US5814529A (en) 1995-01-17 1998-09-29 Semiconductor Energy Laboratory Co., Ltd. Method for producing a semiconductor integrated circuit including a thin film transistor and a capacitor
JP3364081B2 (ja) 1995-02-16 2003-01-08 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP3778456B2 (ja) 1995-02-21 2006-05-24 株式会社半導体エネルギー研究所 絶縁ゲイト型薄膜半導体装置の作製方法
JP3499327B2 (ja) * 1995-03-27 2004-02-23 株式会社半導体エネルギー研究所 表示装置の作製方法
KR100187387B1 (ko) * 1995-10-07 1999-03-20 구자홍 박막트랜지스터의 오우믹층 활성화방법
US20020031920A1 (en) 1996-01-16 2002-03-14 Lyding Joseph W. Deuterium treatment of semiconductor devices
US5872387A (en) * 1996-01-16 1999-02-16 The Board Of Trustees Of The University Of Illinois Deuterium-treated semiconductor devices
US5899711A (en) * 1996-10-11 1999-05-04 Xerox Corporation Method for enhancing hydrogenation of thin film transistors using a metal capping layer and method for batch hydrogenation
JPH10275913A (ja) 1997-03-28 1998-10-13 Sanyo Electric Co Ltd 半導体装置、半導体装置の製造方法及び薄膜トランジスタの製造方法
US6140160A (en) 1997-07-28 2000-10-31 Micron Technology, Inc. Method for fabricating a simplified CMOS polysilicon thin film transistor and resulting structure
JPH11214320A (ja) * 1998-01-20 1999-08-06 Handotai Process Kenkyusho:Kk 半導体層への不純物領域形成方法及び半導体層への不純物導入装置
KR19990079553A (ko) * 1998-04-07 1999-11-05 구본준, 론 위라하디락사 박막트랜지스터 제조방법
EP1003207B1 (de) 1998-10-05 2016-09-07 Semiconductor Energy Laboratory Co., Ltd. Laserbestrahlungsvorrichtung, Laserbestrahlungsverfahren, Strahlhomogenisierer und Herstellungsverfahren für ein Halbleiterbauelement
US6614083B1 (en) 1999-03-17 2003-09-02 Semiconductor Energy Laboratory Co., Ltd. Wiring material and a semiconductor device having wiring using the material, and the manufacturing method
US6858898B1 (en) * 1999-03-23 2005-02-22 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US6461899B1 (en) 1999-04-30 2002-10-08 Semiconductor Energy Laboratory, Co., Ltd. Oxynitride laminate “blocking layer” for thin film semiconductor devices
CN1263159C (zh) * 1999-06-02 2006-07-05 株式会社半导体能源研究所 半导体器件及其制造方法
US7125768B2 (en) * 1999-08-25 2006-10-24 Micron Technology, Inc. Method for reducing single bit data loss in a memory circuit
JP4562835B2 (ja) * 1999-11-05 2010-10-13 株式会社半導体エネルギー研究所 半導体装置の作製方法
US6559594B2 (en) * 2000-02-03 2003-05-06 Semiconductor Energy Laboratory Co., Ltd. Light-emitting device
JP4050474B2 (ja) * 2001-02-26 2008-02-20 株式会社小糸製作所 放電灯点灯回路
KR100491142B1 (ko) * 2001-11-20 2005-05-24 삼성에스디아이 주식회사 박막 트랜지스터의 제조방법
JP3989761B2 (ja) 2002-04-09 2007-10-10 株式会社半導体エネルギー研究所 半導体表示装置
US7038239B2 (en) 2002-04-09 2006-05-02 Semiconductor Energy Laboratory Co., Ltd. Semiconductor element and display device using the same
KR100968496B1 (ko) 2002-04-15 2010-07-07 가부시키가이샤 한도오따이 에네루기 켄큐쇼 표시장치 및 그 제조방법
JP3989763B2 (ja) 2002-04-15 2007-10-10 株式会社半導体エネルギー研究所 半導体表示装置
US7256421B2 (en) 2002-05-17 2007-08-14 Semiconductor Energy Laboratory, Co., Ltd. Display device having a structure for preventing the deterioration of a light emitting device
CN100502018C (zh) * 2004-02-06 2009-06-17 株式会社半导体能源研究所 薄膜集成电路的制造方法和元件基片
US9985139B2 (en) 2014-11-12 2018-05-29 Qualcomm Incorporated Hydrogenated p-channel metal oxide semiconductor thin film transistors
US9685542B2 (en) 2014-12-30 2017-06-20 Qualcomm Incorporated Atomic layer deposition of P-type oxide semiconductor thin films

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6122669A (ja) * 1984-07-09 1986-01-31 Mitsubishi Electric Corp 薄膜トランジスタ及びその製造方法
JPS63119270A (ja) * 1986-11-06 1988-05-23 Matsushita Electric Ind Co Ltd 薄膜トランジスタの製造方法
JPH0410619A (ja) * 1990-04-27 1992-01-14 Kawasaki Steel Corp 半導体装置の製造方法
JP2796175B2 (ja) * 1990-06-05 1998-09-10 松下電器産業株式会社 薄膜トランジスターの製造方法
JPH04215442A (ja) * 1990-12-14 1992-08-06 Kawasaki Steel Corp 半導体装置の製造方法
US5403756A (en) * 1991-11-20 1995-04-04 Sharp Kabushiki Kaisha Method of producing a polycrystalline semiconductor film without annealing, for thin film transistor
JP3084159B2 (ja) * 1991-11-20 2000-09-04 シャープ株式会社 薄膜トランジスタの製造方法
JPH05175232A (ja) * 1991-12-24 1993-07-13 Matsushita Electric Ind Co Ltd 薄膜トランジスター及びその製造方法
EP0566838A3 (en) * 1992-02-21 1996-07-31 Matsushita Electric Ind Co Ltd Manufacturing method of thin film transistor

Also Published As

Publication number Publication date
JPH07142743A (ja) 1995-06-02
KR950009982A (ko) 1995-04-26
KR0145267B1 (ko) 1998-08-17
DE69428014D1 (de) 2001-09-27
EP0645803A3 (de) 1997-03-05
EP0645803A2 (de) 1995-03-29
US5504020A (en) 1996-04-02
EP0645803B1 (de) 2001-08-22

Similar Documents

Publication Publication Date Title
DE69428014D1 (de) Verfahren zur Herstellung eines Dünnschichttransistors
DE69226666D1 (de) Verfahren zur Herstellung eines Mehrfachgate-Dünnfilmtransistors
DE69228868D1 (de) Verfahren zur Herstellung eines Polysilizium-Dünnfilmtransistors
DE69326123T2 (de) Dünnfilmtransistor und verfahren zur herstellung eines dünnfilmtransistors
DE69321184D1 (de) Verfahren zur Herstellung eines Feldeffekttransistors
DE3752301T2 (de) Verfahren zur Herstellung eines Dünnschichttransistors
DE69433375D1 (de) Verfahren zur Herstellung eines Dünnschichtmusters
DE69124009T2 (de) Dünnfilmtransistor und Verfahren zur Herstellung
DE69808846D1 (de) Methode zur Herstellung eines Dünnschichttransistors
DE69304252D1 (de) Verfahren zur Herstellung eines chemisch adsorbierten Filmes
DE69423991T2 (de) Verfahren zur Herstellung eines Siliciumoxidfilmes
DE69627215T2 (de) Verfahren zur Herstellung eines Halbleiterbauelements
DE69224888D1 (de) Verfahren zur Herstellung eines chemisch adsorbierten Films
DE68923311D1 (de) Verfahren zur Herstellung eines Feld-Effekt-Transistors.
DE3886684D1 (de) Verfahren zur Herstellung eines selbstausrichtenden Dünnschichttransistors.
DE69633267D1 (de) Verfahren zur Herstellung eines invertierten Dünnschichtfeldeffekttransistors
DE69712684D1 (de) Verfahren zur Herstellung eines Dünnschichttransistors
DE69524516D1 (de) Verfahren zur Herstellung eines Bipolatransistors
DE69013948D1 (de) Verfahren zur Herstellung eines dünnen Filmes.
DE59108732D1 (de) Verfahren zur Herstellung eines Bipolartransistors
DE69333592D1 (de) Methode zur Herstellung eines Dünnschicht-Transistors aus Polysilizium
DE69628069D1 (de) Verfahren zur Herstellung eines selbstjustierenden statischen Induktionstransistors
DE69603801T2 (de) Verfahren zur Herstellung eines dielektrischen Dünnschichtelements
DE59707017D1 (de) Verfahren zur Herstellung eines Feldeffekttransistors
DE69615512D1 (de) Verfahren zur Herstellung eines Bipolar-Transistors

Legal Events

Date Code Title Description
8364 No opposition during term of opposition