DE69127799D1 - Kunststoffgekapseltes Halbleiterbauteil und Verfahren zu dessen Herstellung - Google Patents

Kunststoffgekapseltes Halbleiterbauteil und Verfahren zu dessen Herstellung

Info

Publication number
DE69127799D1
DE69127799D1 DE69127799T DE69127799T DE69127799D1 DE 69127799 D1 DE69127799 D1 DE 69127799D1 DE 69127799 T DE69127799 T DE 69127799T DE 69127799 T DE69127799 T DE 69127799T DE 69127799 D1 DE69127799 D1 DE 69127799D1
Authority
DE
Germany
Prior art keywords
plastic
production
semiconductor component
encapsulated semiconductor
encapsulated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69127799T
Other languages
English (en)
Other versions
DE69127799T2 (de
Inventor
Mark R Schneider
Michael J Steidl
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
LSI Corp
Original Assignee
LSI Logic Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by LSI Logic Corp filed Critical LSI Logic Corp
Publication of DE69127799D1 publication Critical patent/DE69127799D1/de
Application granted granted Critical
Publication of DE69127799T2 publication Critical patent/DE69127799T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/303—Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227—Other objects, e.g. metallic pieces
    • H05K2201/10424—Frame holders
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10431—Details of mounted components
    • H05K2201/10568—Integral adaptations of a component or an auxiliary PCB for mounting, e.g. integral spacer element
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10689—Leaded Integrated Circuit [IC] package, e.g. dual-in-line [DIL]
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10742—Details of leads
    • H05K2201/10886—Other details
    • H05K2201/10924—Leads formed from a punched metal foil
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/16—Inspection; Monitoring; Aligning
    • H05K2203/166—Alignment or registration; Control of registration
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/16—Inspection; Monitoring; Aligning
    • H05K2203/167—Using mechanical means for positioning, alignment or registration, e.g. using rod-in-hole alignment
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50—Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Packaging Of Annular Or Rod-Shaped Articles, Wearing Apparel, Cassettes, Or The Like (AREA)
  • Packaging Frangible Articles (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Supply And Installment Of Electrical Components (AREA)
DE69127799T 1990-11-27 1991-11-22 Kunststoffgekapseltes Halbleiterbauteil und Verfahren zu dessen Herstellung Expired - Fee Related DE69127799T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/619,108 US5051813A (en) 1989-12-19 1990-11-27 Plastic-packaged semiconductor device having lead support and alignment structure

Publications (2)

Publication Number Publication Date
DE69127799D1 true DE69127799D1 (de) 1997-11-06
DE69127799T2 DE69127799T2 (de) 1998-03-12

Family

ID=24480488

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69127799T Expired - Fee Related DE69127799T2 (de) 1990-11-27 1991-11-22 Kunststoffgekapseltes Halbleiterbauteil und Verfahren zu dessen Herstellung

Country Status (5)

Country Link
US (1) US5051813A (de)
EP (1) EP0488091B1 (de)
JP (1) JPH04290257A (de)
DE (1) DE69127799T2 (de)
ES (1) ES2109931T3 (de)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05218283A (ja) * 1992-02-03 1993-08-27 Nec Corp 半導体装置
JP2682936B2 (ja) * 1992-02-07 1997-11-26 ローム株式会社 半導体装置
US5262927A (en) * 1992-02-07 1993-11-16 Lsi Logic Corporation Partially-molded, PCB chip carrier package
US5201664A (en) * 1992-02-12 1993-04-13 Amp Incorporated Alignment member for use with surface mount contacts
US5801432A (en) * 1992-06-04 1998-09-01 Lsi Logic Corporation Electronic system using multi-layer tab tape semiconductor device having distinct signal, power and ground planes
US5854085A (en) * 1992-06-04 1998-12-29 Lsi Logic Corporation Multi-layer tab tape having distinct signal, power and ground planes, semiconductor device assembly employing same, apparatus for and method of assembling same
JPH0653277A (ja) * 1992-06-04 1994-02-25 Lsi Logic Corp 半導体装置アセンブリおよびその組立方法
US5521427A (en) * 1992-12-18 1996-05-28 Lsi Logic Corporation Printed wiring board mounted semiconductor device having leadframe with alignment feature
US5557066A (en) * 1993-04-30 1996-09-17 Lsi Logic Corporation Molding compounds having a controlled thermal coefficient of expansion, and their uses in packaging electronic devices
US5567655A (en) * 1993-05-05 1996-10-22 Lsi Logic Corporation Method for forming interior bond pads having zig-zag linear arrangement
US5453583A (en) * 1993-05-05 1995-09-26 Lsi Logic Corporation Interior bond pad arrangements for alleviating thermal stresses
US5384487A (en) * 1993-05-05 1995-01-24 Lsi Logic Corporation Off-axis power branches for interior bond pad arrangements
US5670429A (en) * 1993-06-30 1997-09-23 Rohm Co. Ltd. Process of conveying an encapsulated electronic component by engaging an integral resin projection
JPH07202110A (ja) * 1993-12-28 1995-08-04 Nec Corp 半導体装置
KR0157905B1 (ko) * 1995-10-19 1998-12-01 문정환 반도체 장치
US5784260A (en) * 1996-05-29 1998-07-21 International Business Machines Corporation Structure for constraining the flow of encapsulant applied to an I/C chip on a substrate
US6198172B1 (en) 1997-02-20 2001-03-06 Micron Technology, Inc. Semiconductor chip package
US6048744A (en) 1997-09-15 2000-04-11 Micron Technology, Inc. Integrated circuit package alignment feature
JP2000150725A (ja) * 1998-11-05 2000-05-30 Sony Corp 半導体装置およびその製造方法
US6991960B2 (en) * 2001-08-30 2006-01-31 Micron Technology, Inc. Method of semiconductor device package alignment and method of testing
US20070126445A1 (en) * 2005-11-30 2007-06-07 Micron Technology, Inc. Integrated circuit package testing devices and methods of making and using same
DE102011088335A1 (de) * 2011-12-13 2013-06-13 Robert Bosch Gmbh Steuergerät für ein Kraftfahrzeug

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3716764A (en) * 1963-12-16 1973-02-13 Texas Instruments Inc Process for encapsulating electronic components in plastic
US4043027A (en) * 1963-12-16 1977-08-23 Texas Instruments Incorporated Process for encapsulating electronic components in plastic
JPS6298759A (ja) * 1985-10-25 1987-05-08 Mitsubishi Electric Corp 電子デバイス
US4870476A (en) * 1986-02-13 1989-09-26 Vtc Incorporated Integrated circuit packaging process and structure
JPS63136550A (ja) * 1986-11-27 1988-06-08 Toshiba Corp 半導体装置
JP2522287B2 (ja) * 1987-02-23 1996-08-07 ソニー株式会社 半導体装置
JPH01106390A (ja) * 1987-10-19 1989-04-24 Matsushita Electric Ind Co Ltd メモリーカートリッジ
JPH01241196A (ja) * 1988-03-23 1989-09-26 Nec Corp 集積回路およびその搭載基板
JPH0779148B2 (ja) * 1988-11-29 1995-08-23 太陽誘電株式会社 Ｑｆｐ型混成集積回路のリード付け方法

Also Published As

Publication number Publication date
US5051813A (en) 1991-09-24
EP0488091A2 (de) 1992-06-03
ES2109931T3 (es) 1998-02-01
EP0488091A3 (en) 1993-06-09
EP0488091B1 (de) 1997-10-01
DE69127799T2 (de) 1998-03-12
JPH04290257A (ja) 1992-10-14

Similar Documents

Publication Publication Date Title
DE69127799D1 (de) Kunststoffgekapseltes Halbleiterbauteil und Verfahren zu dessen Herstellung
DE69331416D1 (de) Verbindungsstruktur fur integrierte schaltung und verfahren zu deren herstellung
DE69333294D1 (de) Halbleiteranordnung und Verfahren zu seiner Herstellung
DE69536084D1 (de) Halbleiterbauelement und Verfahren zu seiner Herstellung
DE59305898D1 (de) Optoelektronisches Bauelement und Verfahren zu dessen Herstellung
DE68924132D1 (de) Halbleiterbauteil und Verfahren zur dessen Herstellung.
DE59713024D1 (de) Lichtabstrahlender Halbleiterchip und Lichtabstrahlendes Halbleiterbauelement und Verfahren zu dessen Herstellung
DE3685124D1 (de) Integriertes halbleiterschaltungsbauelement und verfahren zu seiner herstellung.
DE4323799B4 (de) Halbleiteranordnung und Verfahren zu ihrer Herstellung
DE59806872D1 (de) Leistungshalbleiter-bauelement und verfahren zu dessen herstellung
DE69128334D1 (de) Integrierte Schaltung und Verfahren zu deren Herstellung
DE69120627D1 (de) Infrarote Strahlung abgebendes Element und Verfahren zu dessen Herstellung
DE69132860T2 (de) Halbleiterlaser und Verfahren zu seiner Herstellung
DE69126076D1 (de) Verbundswafer und Verfahren zu dessen Herstellung
DE69127949D1 (de) Thyristor und Verfahren zu dessen Herstellung
DE3782201D1 (de) Halbleiterphotosensor und verfahren zu dessen herstellung.
DE69032446D1 (de) Halbleiterbauelement und Verfahren zu dessen Herstellung
DE69327860D1 (de) Verbindungshalbleiterbauelement und Verfahren zu seiner Herstellung
DE69118941D1 (de) Zusammengesetztes Halbleitersubstrat und Verfahren zu seiner Herstellung
DE59209470D1 (de) Halbleiterbauelement und Verfahren zu seiner Herstellung
DE68928193D1 (de) Halbleiterchip und Verfahren zu seiner Herstellung
DE59403787D1 (de) Steuerbares Leistungshalbleiterbauelement mit Pufferzone und Verfahren zu dessen Herstellung
DE69033900D1 (de) Halbleiteranordnung und Verfahren zu seiner Herstellung
DE69232348D1 (de) Integrierte Halbleiterschaltungsanordnung und Verfahren zu ihrer Herstellung
DE69223376T2 (de) Verbindungshalbleiterbauelement und Verfahren zu seiner Herstellung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee