DE69032446D1 - Halbleiterbauelement und Verfahren zu dessen Herstellung - Google Patents

Halbleiterbauelement und Verfahren zu dessen Herstellung

Info

Publication number
DE69032446D1
DE69032446D1 DE69032446T DE69032446T DE69032446D1 DE 69032446 D1 DE69032446 D1 DE 69032446D1 DE 69032446 T DE69032446 T DE 69032446T DE 69032446 T DE69032446 T DE 69032446T DE 69032446 D1 DE69032446 D1 DE 69032446D1
Authority
DE
Germany
Prior art keywords
production
semiconductor component
semiconductor
component
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69032446T
Other languages
English (en)
Other versions
DE69032446T2 (de
Inventor
Masahiro C O Seiko Ep Takeuchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP2038757A external-priority patent/JP2926833B2/ja
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Application granted granted Critical
Publication of DE69032446D1 publication Critical patent/DE69032446D1/de
Publication of DE69032446T2 publication Critical patent/DE69032446T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568Lateral single gate silicon transistors
    • H01L29/66575Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
    • H01L29/6659Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008Making conductor-insulator-semiconductor electrodes
    • H01L21/28017Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28026Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H01L21/28035Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities
    • H01L21/28044Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer
    • H01L21/28052Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer the conductor comprising a silicide layer formed by the silicidation reaction of silicon with a metal layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008Making conductor-insulator-semiconductor electrodes
    • H01L21/28017Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28026Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H01L21/28114Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor characterised by the sectional shape, e.g. T, inverted-T
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7833Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
    • H01L29/7836Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with a significant overlap between the lightly doped extension and the gate electrode
DE69032446T 1989-03-28 1990-03-28 Halbleiterbauelement und Verfahren zu dessen Herstellung Expired - Fee Related DE69032446T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP7610989 1989-03-28
JP7610889 1989-03-28
JP2038757A JP2926833B2 (ja) 1989-03-28 1990-02-20 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
DE69032446D1 true DE69032446D1 (de) 1998-08-06
DE69032446T2 DE69032446T2 (de) 1998-11-19

Family

ID=27289931

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69032446T Expired - Fee Related DE69032446T2 (de) 1989-03-28 1990-03-28 Halbleiterbauelement und Verfahren zu dessen Herstellung

Country Status (4)

Country Link
US (2) US5097300A (de)
EP (1) EP0390509B1 (de)
DE (1) DE69032446T2 (de)
HK (1) HK1009308A1 (de)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5214305A (en) * 1990-08-28 1993-05-25 United Microelectronics Corporation Polycide gate MOSFET for integrated circuits
US5102815A (en) * 1990-12-19 1992-04-07 Intel Corporation Method of fabricating a composite inverse T-gate metal oxide semiconductor device
JPH05152293A (ja) * 1991-04-30 1993-06-18 Sgs Thomson Microelectron Inc 段差付き壁相互接続体及びゲートの製造方法
US5292676A (en) * 1992-07-29 1994-03-08 Micron Semiconductor, Inc. Self-aligned low resistance buried contact process
US5411907A (en) * 1992-09-01 1995-05-02 Taiwan Semiconductor Manufacturing Company Capping free metal silicide integrated process
KR950011983B1 (ko) * 1992-11-23 1995-10-13 삼성전자주식회사 반도체 장치의 제조방법
US5350698A (en) * 1993-05-03 1994-09-27 United Microelectronics Corporation Multilayer polysilicon gate self-align process for VLSI CMOS device
KR960014720B1 (ko) * 1993-05-13 1996-10-19 현대전자산업 주식회사 폴리 사이드 구조를 갖는 게이트 전극 형성 방법
KR100189964B1 (ko) * 1994-05-16 1999-06-01 윤종용 고전압 트랜지스터 및 그 제조방법
US5955770A (en) * 1994-10-31 1999-09-21 Stmicroelectronics, Inc. Method of forming raised source/drain regions in an integrated circuit
US5604157A (en) * 1995-05-25 1997-02-18 Industrial Technology Research Institute Reduced notching of polycide gates using silicon anti reflection layer
US5858867A (en) * 1996-05-20 1999-01-12 Mosel Vitelic, Inc. Method of making an inverse-T tungsten gate
US5915198A (en) * 1997-04-28 1999-06-22 Vanguard International Semiconductor Corporation Contact process using taper contact etching and polycide step
US5783479A (en) * 1997-06-23 1998-07-21 National Science Council Structure and method for manufacturing improved FETs having T-shaped gates
US6406743B1 (en) * 1997-07-10 2002-06-18 Industrial Technology Research Institute Nickel-silicide formation by electroless Ni deposition on polysilicon
US5837588A (en) * 1998-01-26 1998-11-17 Texas Instruments-Acer Incorporated Method for forming a semiconductor device with an inverse-T gate lightly-doped drain structure
US6013570A (en) * 1998-07-17 2000-01-11 Advanced Micro Devices, Inc. LDD transistor using novel gate trim technique
KR100430950B1 (ko) * 1998-09-01 2004-06-16 엘지.필립스 엘시디 주식회사 박막트랜지스터 및 그 제조방법
US6756619B2 (en) * 2002-08-26 2004-06-29 Micron Technology, Inc. Semiconductor constructions

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4577391A (en) * 1984-07-27 1986-03-25 Monolithic Memories, Inc. Method of manufacturing CMOS devices
US4727038A (en) * 1984-08-22 1988-02-23 Mitsubishi Denki Kabushiki Kaisha Method of fabricating semiconductor device
US4963504A (en) * 1987-11-23 1990-10-16 Xerox Corporation Method for fabricating double implanted LDD transistor self-aligned with gate
US4907048A (en) * 1987-11-23 1990-03-06 Xerox Corporation Double implanted LDD transistor self-aligned with gate
US4906589A (en) * 1989-02-06 1990-03-06 Industrial Technology Research Institute Inverse-T LDDFET with self-aligned silicide
US5032530A (en) * 1989-10-27 1991-07-16 Micron Technology, Inc. Split-polysilicon CMOS process incorporating unmasked punchthrough and source/drain implants

Also Published As

Publication number Publication date
DE69032446T2 (de) 1998-11-19
US5097300A (en) 1992-03-17
HK1009308A1 (en) 1999-05-28
EP0390509A2 (de) 1990-10-03
US5147814A (en) 1992-09-15
EP0390509B1 (de) 1998-07-01
EP0390509A3 (de) 1990-11-22

Similar Documents

Publication Publication Date Title
DE59007338D1 (de) Optisches Bauelement und Verfahren zu dessen Herstellung.
DE68924132D1 (de) Halbleiterbauteil und Verfahren zur dessen Herstellung.
DE3854946T2 (de) Profilelement und Verfahren zu dessen Herstellung
DE59305898D1 (de) Optoelektronisches Bauelement und Verfahren zu dessen Herstellung
DE3780560T2 (de) Fuehler und verfahren zu dessen herstellung.
DE69032446T2 (de) Halbleiterbauelement und Verfahren zu dessen Herstellung
DE69127799T2 (de) Kunststoffgekapseltes Halbleiterbauteil und Verfahren zu dessen Herstellung
DE69126076T2 (de) Verbundswafer und Verfahren zu dessen Herstellung
DE69127949T2 (de) Thyristor und Verfahren zu dessen Herstellung
DE69017348T2 (de) Thyristor und Verfahren zu dessen Herstellung.
DE3877875T2 (de) Bestandteil zum erzeugen von halbleitergeraeten und verfahren zu dessen herstellung.
DE68928193T2 (de) Halbleiterchip und Verfahren zu seiner Herstellung
DE59209470D1 (de) Halbleiterbauelement und Verfahren zu seiner Herstellung
DE69033900D1 (de) Halbleiteranordnung und Verfahren zu seiner Herstellung
DE69111327T2 (de) Block von Mikroverbindungsstiften und Verfahren zu dessen Herstellung.
ATA257989A (de) Befestigungselement und verfahren zu dessen herstellung
DE69027894T2 (de) Halbleiteranordnung und Verfahren zu deren Herstellung
DE3765796D1 (de) Halbleiterbauelement und verfahren zu dessen herstellung.
DE69030205T2 (de) Bipolarer Transistor und Verfahren zu dessen Herstellung
DE59208833D1 (de) Leistungs-halbleiterbauelement und verfahren zu dessen herstellung
AT399879B (de) Dihydro-pyrimido-thiazin-derivate und verfahren zu ihrer herstellung
DE69031717D1 (de) Halbleitervorrichtung und Verfahren zu seiner Herstellung
DE69025989T2 (de) Integrierte Halbleiterschaltung und Verfahren zu deren Herstellung
DE69013358D1 (de) Fluorokohlenstoffverbindungen und verfahren zu deren herstellung.
DE3763310D1 (de) Alpha-chlorketonderivat und verfahren zu dessen herstellung.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee