DE69119170D1 - Redundanzdekoderschaltung - Google Patents

Redundanzdekoderschaltung

Info

Publication number
DE69119170D1
DE69119170D1 DE69119170T DE69119170T DE69119170D1 DE 69119170 D1 DE69119170 D1 DE 69119170D1 DE 69119170 T DE69119170 T DE 69119170T DE 69119170 T DE69119170 T DE 69119170T DE 69119170 D1 DE69119170 D1 DE 69119170D1
Authority
DE
Germany
Prior art keywords
decoder circuit
redundancy decoder
redundancy
circuit
decoder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69119170T
Other languages
English (en)
Other versions
DE69119170T2 (de
Inventor
Ken Ota
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Memory Japan Ltd
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Application granted granted Critical
Publication of DE69119170D1 publication Critical patent/DE69119170D1/de
Publication of DE69119170T2 publication Critical patent/DE69119170T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/785—Masking faults in memories by using spares or by reconfiguring using programmable devices with redundancy programming schemes
    • G11C29/787—Masking faults in memories by using spares or by reconfiguring using programmable devices with redundancy programming schemes using a fuse hierarchy
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/83—Masking faults in memories by using spares or by reconfiguring using programmable devices with reduced power consumption
    • G11C29/832—Masking faults in memories by using spares or by reconfiguring using programmable devices with reduced power consumption with disconnection of faulty elements
DE69119170T 1990-09-13 1991-09-12 Redundanzdekoderschaltung Expired - Lifetime DE69119170T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2243086A JP2778234B2 (ja) 1990-09-13 1990-09-13 冗長デコーダ回路

Publications (2)

Publication Number Publication Date
DE69119170D1 true DE69119170D1 (de) 1996-06-05
DE69119170T2 DE69119170T2 (de) 1997-01-02

Family

ID=17098578

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69119170T Expired - Lifetime DE69119170T2 (de) 1990-09-13 1991-09-12 Redundanzdekoderschaltung

Country Status (5)

Country Link
US (1) US5311472A (de)
EP (1) EP0475764B1 (de)
JP (1) JP2778234B2 (de)
KR (1) KR960005361B1 (de)
DE (1) DE69119170T2 (de)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04192198A (ja) * 1990-11-27 1992-07-10 Mitsubishi Electric Corp 冗長回路
US5550776A (en) * 1994-04-06 1996-08-27 Samsung Electronics Co., Ltd. Semiconductor memory device capable of driving word lines at high speed
EP0646866A3 (de) * 1993-09-30 1998-05-27 STMicroelectronics, Inc. Hauptfreigabe für Zeilenredundanzdekodierer
KR0119888B1 (ko) * 1994-04-11 1997-10-30 윤종용 반도체 메모리장치의 결함구제방법 및 그 회로
US5548225A (en) * 1994-05-26 1996-08-20 Texas Instruments Incorportated Block specific spare circuit
JPH08111098A (ja) * 1994-10-12 1996-04-30 Nec Corp メモリ回路
JPH08212797A (ja) * 1995-01-31 1996-08-20 Nec Corp 半導体装置
KR0157344B1 (ko) * 1995-05-25 1998-12-01 김광호 반도체 메모리 장치의 퓨즈소자 회로
US6037799A (en) * 1995-12-29 2000-03-14 Stmicroelectronics, Inc. Circuit and method for selecting a signal
US5841709A (en) * 1995-12-29 1998-11-24 Stmicroelectronics, Inc. Memory having and method for testing redundant memory cells
US5771195A (en) * 1995-12-29 1998-06-23 Sgs-Thomson Microelectronics, Inc. Circuit and method for replacing a defective memory cell with a redundant memory cell
US5612918A (en) * 1995-12-29 1997-03-18 Sgs-Thomson Microelectronics, Inc. Redundancy architecture
JPH10123202A (ja) * 1996-10-21 1998-05-15 Nec Ic Microcomput Syst Ltd 半導体集積回路装置
US5886940A (en) * 1997-08-21 1999-03-23 Micron Technology, Inc. Self-protected circuit for non-selected programmable elements during programming
US6868019B2 (en) * 2003-07-02 2005-03-15 Micron Technology, Inc. Reduced power redundancy address decoder and comparison circuit
US7915916B2 (en) * 2006-06-01 2011-03-29 Micron Technology, Inc. Antifuse programming circuit with snapback select transistor
US7489180B2 (en) * 2006-07-28 2009-02-10 Texas Instruments Incorporated Systems and methods for efuse fusing time reduction
JP5650366B2 (ja) * 2007-10-29 2015-01-07 ピーエスフォー ルクスコ エスエイアールエルＰＳ４ Ｌｕｘｃｏ Ｓ．ａ．ｒ．ｌ． アンチヒューズ回路及びこれを備える半導体装置、並びに、アンチヒューズ回路へのアドレス書き込み方法

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4577294A (en) * 1983-04-18 1986-03-18 Advanced Micro Devices, Inc. Redundant memory circuit and method of programming and verifying the circuit
JPH0235699A (ja) * 1988-07-26 1990-02-06 Nec Corp 化合物半導体メモリデバイス
JPH02116098A (ja) * 1988-10-24 1990-04-27 Nec Corp 冗長回路を有する半導体メモリ
JPH02310898A (ja) * 1989-05-25 1990-12-26 Nec Corp メモリ回路
JPH03104097A (ja) * 1989-09-18 1991-05-01 Fujitsu Ltd 半導体記憶装置

Also Published As

Publication number Publication date
JPH04123399A (ja) 1992-04-23
DE69119170T2 (de) 1997-01-02
EP0475764B1 (de) 1996-05-01
JP2778234B2 (ja) 1998-07-23
EP0475764A2 (de) 1992-03-18
KR960005361B1 (ko) 1996-04-24
KR920006995A (ko) 1992-04-28
EP0475764A3 (en) 1993-03-17
US5311472A (en) 1994-05-10

Similar Documents

Publication Publication Date Title
DE69232824D1 (de) Dekoder
DE69119152D1 (de) Schaltungsanordnung
DE69119170D1 (de) Redundanzdekoderschaltung
DE69213986D1 (de) Schaltungsanordnung
DE69206651D1 (de) Schaltungsanordnung
DE69216663D1 (de) Schaltkreis
DE68909626D1 (de) Dekodierschaltung.
DE69115754D1 (de) Viterbi-Decoder
DE69427339D1 (de) Begrenzungsschaltung
DE69119446D1 (de) Dekodierschaltung
DE69220456D1 (de) Schaltungsanordnung
DE69410836T2 (de) Schaltkreis
DE3874198D1 (de) Bipmos-dekodierschaltung.
DE69128652T2 (de) Steuerschaltung
KR910013478U (ko) 듀얼 Nicam 데코더 회로
DE69031615D1 (de) Dekodierer
DK0489194T3 (da) Kredsløbsarrangement
KR920015902U (ko) 디코더 회로
KR930015980U (ko) 디코더 회로
KR940023438U (ko) 리던던시 회로
KR920020392U (ko) 컬럼 리던던시 디코더회로
KR920014059U (ko) 디코더의 검사회로
KR920015711U (ko) 리던던시(Redundancy)회로
DE69119363D1 (de) Halteschaltung
KR920020384U (ko) 분주회로

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: NEC CORP., TOKIO/TOKYO, JP

Owner name: NEC ELECTRONICS CORP., KAWASAKI, KANAGAWA, JP

8327 Change in the person/name/address of the patent owner

Owner name: ELPIDA MEMORY, INC., TOKYO, JP