DE60139140D1 - Bit-parallele/bit-serielle inhaltsadressierbare (assoziative) verbundspeicheranordnungen - Google Patents

Bit-parallele/bit-serielle inhaltsadressierbare (assoziative) verbundspeicheranordnungen

Info

Publication number
DE60139140D1
DE60139140D1 DE60139140T DE60139140T DE60139140D1 DE 60139140 D1 DE60139140 D1 DE 60139140D1 DE 60139140 T DE60139140 T DE 60139140T DE 60139140 T DE60139140 T DE 60139140T DE 60139140 D1 DE60139140 D1 DE 60139140D1
Authority
DE
Germany
Prior art keywords
bit
data
word
cam
adressable
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60139140T
Other languages
English (en)
Inventor
Ian Paul Jalowiecki
John Lancaster
Anargyros Krikelis
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Aspex Technology Ltd
Original Assignee
Aspex Technology Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from GB0028357A external-priority patent/GB0028357D0/en
Priority claimed from GB0028356A external-priority patent/GB0028356D0/en
Application filed by Aspex Technology Ltd filed Critical Aspex Technology Ltd
Application granted granted Critical
Publication of DE60139140D1 publication Critical patent/DE60139140D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
    • G11C15/04—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores using semiconductor elements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores

Landscapes

  • Dram (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Detection And Correction Of Errors (AREA)
  • Information Transfer Systems (AREA)
  • Debugging And Monitoring (AREA)
DE60139140T 2000-11-21 2001-11-21 Bit-parallele/bit-serielle inhaltsadressierbare (assoziative) verbundspeicheranordnungen Expired - Lifetime DE60139140D1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
GB0028357A GB0028357D0 (en) 2000-11-21 2000-11-21 Improvements relating to digital data storage
GB0028356A GB0028356D0 (en) 2000-11-21 2000-11-21 Improvements relating to digital data storage and retrieval
PCT/GB2001/005134 WO2002043068A2 (en) 2000-11-21 2001-11-21 Bit-parallel/bit-serial compound content-addressable (associative) memory devices

Publications (1)

Publication Number Publication Date
DE60139140D1 true DE60139140D1 (de) 2009-08-13

Family

ID=26245308

Family Applications (2)

Application Number Title Priority Date Filing Date
DE60139165T Expired - Lifetime DE60139165D1 (de) 2000-11-21 2001-11-21 Verbesserungen im Bezug auf inhaltsadressierbare Speicheranordnungen
DE60139140T Expired - Lifetime DE60139140D1 (de) 2000-11-21 2001-11-21 Bit-parallele/bit-serielle inhaltsadressierbare (assoziative) verbundspeicheranordnungen

Family Applications Before (1)

Application Number Title Priority Date Filing Date
DE60139165T Expired - Lifetime DE60139165D1 (de) 2000-11-21 2001-11-21 Verbesserungen im Bezug auf inhaltsadressierbare Speicheranordnungen

Country Status (7)

Country Link
US (1) US7096318B2 (de)
EP (2) EP1713082B1 (de)
JP (1) JP4596733B2 (de)
AT (2) ATE435492T1 (de)
AU (1) AU2002223853A1 (de)
DE (2) DE60139165D1 (de)
WO (1) WO2002043068A2 (de)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7114026B1 (en) * 2002-06-17 2006-09-26 Sandeep Khanna CAM device having multiple index generators
CA2540213C (en) * 2003-10-11 2013-02-12 Spans Logic Inc. Memory and power efficient mechanism for fast table lookup
CN1329832C (zh) * 2004-03-25 2007-08-01 华为技术有限公司 一种仿真内容可寻址存储器的方法
US20060129374A1 (en) * 2004-12-15 2006-06-15 Larson Lee A Apparatus and method for apparatus mediating voltage levels between an emulation unit and a target processor
JP4738112B2 (ja) 2005-09-12 2011-08-03 ルネサスエレクトロニクス株式会社 半導体記憶装置
US7477186B2 (en) * 2005-10-11 2009-01-13 Sony Ericsson Mobile Communications Ab Memory systems with column read to an arithmetic operation circuit, pattern detector circuits and methods and computer program products for the same
US7657496B2 (en) * 2006-06-26 2010-02-02 Saffron Technology, Inc. Nonlinear associative memories using linear arrays of associative memory cells, and methods of operating same
US7848129B1 (en) 2008-11-20 2010-12-07 Netlogic Microsystems, Inc. Dynamically partitioned CAM array
US7920399B1 (en) 2010-10-21 2011-04-05 Netlogic Microsystems, Inc. Low power content addressable memory device having selectable cascaded array segments
WO2012090584A1 (ja) * 2010-12-28 2012-07-05 インターナショナル・ビジネス・マシーンズ・コーポレーション 検索開始点を決定する装置及び方法
US8467213B1 (en) 2011-03-22 2013-06-18 Netlogic Microsystems, Inc. Power limiting in a content search system
JP6356389B2 (ja) 2012-04-17 2018-07-11 ヘレウス プレシャス メタルズ ノース アメリカ コンショホーケン エルエルシー 太陽電池接点用導電性厚膜ペースト
US9455020B2 (en) * 2014-06-05 2016-09-27 Micron Technology, Inc. Apparatuses and methods for performing an exclusive or operation using sensing circuitry
US20220328099A1 (en) * 2021-04-09 2022-10-13 Mediatek Singapore Pte. Ltd. Method and apparatus for performing a mac operation in a memory array

Family Cites Families (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3851313A (en) * 1973-02-21 1974-11-26 Texas Instruments Inc Memory cell for sequentially addressed memory array
US4038538A (en) * 1975-08-18 1977-07-26 Burroughs Corporation Integer and floating point to binary converter
DE2712575C2 (de) * 1977-03-22 1985-12-19 Walter Dipl.-Ing. 8011 Putzbrunn Motsch Assoziatives Speichersystem in hochintegrierter Halbleitertechnik
US4964040A (en) * 1983-01-03 1990-10-16 United States Of America As Represented By The Secretary Of The Navy Computer hardware executive
US4760523A (en) * 1984-06-29 1988-07-26 Trw Inc. Fast search processor
JPS61107596A (ja) * 1984-10-31 1986-05-26 Nec Corp 連想記憶装置
US4933835A (en) * 1985-02-22 1990-06-12 Intergraph Corporation Apparatus for maintaining consistency of a cache memory with a primary memory
JPS625510A (ja) 1985-07-01 1987-01-12 住友電気工業株式会社 ゴムケ−ブル
JPS62165794A (ja) 1986-01-17 1987-07-22 Toshiba Corp 連想記憶用メモリセル
US4799192A (en) * 1986-08-28 1989-01-17 Massachusetts Institute Of Technology Three-transistor content addressable memory
JPS63173297A (ja) * 1987-01-12 1988-07-16 Nec Corp 半導体記憶装置
JPH01196792A (ja) 1988-01-29 1989-08-08 Mitsubishi Electric Corp 半導体記憶装置
JPH02187993A (ja) 1989-01-13 1990-07-24 Mitsubishi Electric Corp 連想メモリ装置
US5072422A (en) * 1989-05-15 1991-12-10 E-Systems, Inc. Content-addressed memory system with word cells having select and match bits
US5051949A (en) * 1989-11-15 1991-09-24 Harris Corporation Content addressable memory device
JPH05298892A (ja) * 1992-04-22 1993-11-12 Mitsubishi Electric Corp 連想記憶メモリ
JPH0695879A (ja) * 1992-05-05 1994-04-08 Internatl Business Mach Corp <Ibm> コンピュータシステム
US5276650A (en) * 1992-07-29 1994-01-04 Intel Corporation Memory array size reduction
US6005811A (en) * 1994-08-17 1999-12-21 Oak Technology, Incorporated Method for operating a memory
JPH10198324A (ja) 1997-01-08 1998-07-31 Funai Electric Co Ltd 映像表示装置
JP3095064B2 (ja) * 1997-09-08 2000-10-03 日本電気株式会社 連想記憶装置
US6212628B1 (en) * 1998-04-09 2001-04-03 Teranex, Inc. Mesh connected computer
JP2000030469A (ja) * 1998-07-14 2000-01-28 Oki Electric Ind Co Ltd 連想メモリセル及び連想メモリ
US6044005A (en) * 1999-02-03 2000-03-28 Sibercore Technologies Incorporated Content addressable memory storage device
US6137707A (en) * 1999-03-26 2000-10-24 Netlogic Microsystems Method and apparatus for simultaneously performing a plurality of compare operations in content addressable memory device
US6078513A (en) * 1999-06-09 2000-06-20 Neomagic Corp. NMOS dynamic content-addressable-memory CAM cell with self-booting pass transistors and local row and column select

Also Published As

Publication number Publication date
DE60139165D1 (de) 2009-08-13
WO2002043068A3 (en) 2003-03-13
EP1336178A2 (de) 2003-08-20
ATE435491T1 (de) 2009-07-15
ATE435492T1 (de) 2009-07-15
JP4596733B2 (ja) 2010-12-15
EP1336178B1 (de) 2009-07-01
US7096318B2 (en) 2006-08-22
JP2004520668A (ja) 2004-07-08
EP1713082B1 (de) 2009-07-01
EP1713082A1 (de) 2006-10-18
AU2002223853A1 (en) 2002-06-03
WO2002043068A2 (en) 2002-05-30
US20040199724A1 (en) 2004-10-07

Similar Documents

Publication Publication Date Title
DE60139140D1 (de) Bit-parallele/bit-serielle inhaltsadressierbare (assoziative) verbundspeicheranordnungen
US20110310648A1 (en) Semiconductor storage device
ATE443345T1 (de) Gestapelte 1t-n speicherzellenstruktur
ATE156281T1 (de) Inhaltadressierte speicherzellenanordnung
ATE216529T1 (de) Eine synchrone nand-dram-speicherarchitektur
WO2008098363A8 (en) Non-volatile memory with dynamic multi-mode operation
EP0929077A3 (de) Halbleiterspeicher mit eingebautem parallelen Bitprüfmodus
EP1612807A3 (de) Random-Zugangsspeicher mit Paritätsbit-Architektur
DE602005022058D1 (de) Verbesserungen im bezug auf orthogonal-datenspeicher
ATE513264T1 (de) Direktzugriffsspeichersystem mit destruktivem lesen, gepuffert mit einem speicher-cache mit destruktivem lesen
US20140082282A1 (en) Multi-granularity parallel storage system and storage
Garzón et al. AIDA: Associative in-memory deep learning accelerator
ATE449411T1 (de) Zweidimensionaler datenspeicher
KR920008596A (ko) 컴퓨터 프로세서 내부의 유용한 레지스터수 증가장치
Schultz et al. Architectures for large-capacity CAMs
US6751701B1 (en) Method and apparatus for detecting a multiple match in an intra-row configurable CAM system
US6799243B1 (en) Method and apparatus for detecting a match in an intra-row configurable cam system
DE60102230D1 (de) Mehrfacheintragsvergleich in einem inhaltsadressierbaren speicher
US6801981B1 (en) Intra-row configurability of content addressable memory
Seyedzadeh et al. Improving sustainability through disturbance crosstalk mitigation in deeply scaled phase-change memory
US6795892B1 (en) Method and apparatus for determining a match address in an intra-row configurable cam device
WO2004010435A2 (en) A system, apparatus, and method for a flexible dram architecture
WO2002103704A1 (en) Multilevel cell memory architecture
ATE301327T1 (de) Volumetrische datenspeichervorrichtung mit mehreren gestapelten matrixadressierbaren speichereinrichtungen
KR20190081885A (ko) 전치 읽기를 지원하는 sram 구조

Legal Events

Date Code Title Description
8364 No opposition during term of opposition