DE3888438D1 - Cachespeichersteuerungsvorrichtung für eine Datenverarbeitungsanordnung mit virtuellem Speicher. - Google Patents

Cachespeichersteuerungsvorrichtung für eine Datenverarbeitungsanordnung mit virtuellem Speicher.

Info

Publication number
DE3888438D1
DE3888438D1 DE88116446T DE3888438T DE3888438D1 DE 3888438 D1 DE3888438 D1 DE 3888438D1 DE 88116446 T DE88116446 T DE 88116446T DE 3888438 T DE3888438 T DE 3888438T DE 3888438 D1 DE3888438 D1 DE 3888438D1
Authority
DE
Germany
Prior art keywords
data processing
virtual memory
cache control
control device
processing device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE88116446T
Other languages
English (en)
Other versions
DE3888438T2 (de
Inventor
Atsushi Tanaka
Tsuyoshi Watanabe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Application granted granted Critical
Publication of DE3888438D1 publication Critical patent/DE3888438D1/de
Publication of DE3888438T2 publication Critical patent/DE3888438T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1045—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache
    • G06F12/1054—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache the data cache being concurrently physically addressed
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
DE3888438T 1987-10-07 1988-10-05 Cachespeichersteuerungsvorrichtung für eine Datenverarbeitungsanordnung mit virtuellem Speicher. Expired - Fee Related DE3888438T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62251472A JPH07120312B2 (ja) 1987-10-07 1987-10-07 バッファメモリ制御装置

Publications (2)

Publication Number Publication Date
DE3888438D1 true DE3888438D1 (de) 1994-04-21
DE3888438T2 DE3888438T2 (de) 1994-09-01

Family

ID=17223321

Family Applications (1)

Application Number Title Priority Date Filing Date
DE3888438T Expired - Fee Related DE3888438T2 (de) 1987-10-07 1988-10-05 Cachespeichersteuerungsvorrichtung für eine Datenverarbeitungsanordnung mit virtuellem Speicher.

Country Status (6)

Country Link
US (1) US5050126A (de)
EP (1) EP0311034B1 (de)
JP (1) JPH07120312B2 (de)
KR (1) KR910005510B1 (de)
CA (1) CA1310135C (de)
DE (1) DE3888438T2 (de)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6336180B1 (en) 1997-04-30 2002-01-01 Canon Kabushiki Kaisha Method, apparatus and system for managing virtual memory with virtual-physical mapping
JPH035851A (ja) * 1989-06-01 1991-01-11 Fujitsu Ltd バッファ記憶装置
US5077826A (en) * 1989-08-09 1991-12-31 International Business Machines Corporation Cache performance in an information handling system employing page searching
JPH0748191B2 (ja) * 1989-08-10 1995-05-24 株式会社日立製作所 バッファ記憶制御装置
JP2747610B2 (ja) * 1989-08-17 1998-05-06 臼井国際産業株式会社 高圧流体供給管の製造方法
US5412611A (en) * 1992-03-17 1995-05-02 Fujitsu, Limited FIFO memory device capable of writing contiguous data into rows
US5588128A (en) * 1993-04-02 1996-12-24 Vlsi Technology, Inc. Dynamic direction look ahead read buffer
AUPO648397A0 (en) 1997-04-30 1997-05-22 Canon Information Systems Research Australia Pty Ltd Improvements in multiprocessor architecture operation
US6311258B1 (en) 1997-04-03 2001-10-30 Canon Kabushiki Kaisha Data buffer apparatus and method for storing graphical data using data encoders and decoders
US6055204A (en) * 1997-04-29 2000-04-25 Texas Instruments Incorporated Circuits, systems, and methods for re-mapping memory column redundancy
US6246396B1 (en) 1997-04-30 2001-06-12 Canon Kabushiki Kaisha Cached color conversion method and apparatus
AUPO647997A0 (en) 1997-04-30 1997-05-22 Canon Information Systems Research Australia Pty Ltd Memory controller architecture
US6674536B2 (en) 1997-04-30 2004-01-06 Canon Kabushiki Kaisha Multi-instruction stream processor
US6707463B1 (en) 1997-04-30 2004-03-16 Canon Kabushiki Kaisha Data normalization technique
US6122837A (en) * 1997-06-25 2000-09-26 Verteq, Inc. Centrifugal wafer processor and method
KR100328726B1 (ko) * 1999-04-29 2002-03-20 한탁돈 메모리 엑세스 시스템 및 그 제어방법
JP3881869B2 (ja) * 2001-11-05 2007-02-14 株式会社ルネサステクノロジ 半導体記憶装置
JP2015176309A (ja) 2014-03-14 2015-10-05 株式会社東芝 半導体記憶装置

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3829840A (en) * 1972-07-24 1974-08-13 Ibm Virtual memory system
US4218743A (en) * 1978-07-17 1980-08-19 International Business Machines Corporation Address translation apparatus
US4332010A (en) * 1980-03-17 1982-05-25 International Business Machines Corporation Cache synonym detection and handling mechanism
JPS5928289A (ja) * 1982-08-09 1984-02-14 Hitachi Ltd バツフア記憶制御方式
JPH0658646B2 (ja) * 1982-12-30 1994-08-03 インタ−ナショナル・ビジネス・マシ−ンズ・コ−ポレ−ション デ−タ持続性が制御される仮想記憶アドレス変換機構
US4577293A (en) * 1984-06-01 1986-03-18 International Business Machines Corporation Distributed, on-chip cache
JPS62118457A (ja) * 1985-11-19 1987-05-29 Hitachi Ltd バツフア記憶制御方式
JPH0661066B2 (ja) * 1986-10-20 1994-08-10 株式会社日立製作所 記憶制御装置

Also Published As

Publication number Publication date
DE3888438T2 (de) 1994-09-01
EP0311034A3 (en) 1990-07-04
JPH0194459A (ja) 1989-04-13
KR890007169A (ko) 1989-06-19
CA1310135C (en) 1992-11-10
JPH07120312B2 (ja) 1995-12-20
KR910005510B1 (ko) 1991-07-31
EP0311034A2 (de) 1989-04-12
EP0311034B1 (de) 1994-03-16
US5050126A (en) 1991-09-17

Similar Documents

Publication Publication Date Title
DE3888438T2 (de) Cachespeichersteuerungsvorrichtung für eine Datenverarbeitungsanordnung mit virtuellem Speicher.
DE3482511D1 (de) Adressumsetzungsgeraet fuer eine datenverarbeitungsanordnung mit virtuellem speicher.
DE3587960D1 (de) Datenverarbeitungsanlage mit einem Speicherzugriffssteuergerät.
DE3381621D1 (de) Speichersteuergeraet mit datenrotationsanordnung.
ATE112869T1 (de) Datenverarbeitungsgerät mit selektivem befehlsvorausholen.
DE3852989T2 (de) Software-konfigurierbarer Speicher für ein Datenverarbeitungssystem mit graphischer Tätigkeit.
DE3886182T2 (de) Mehrcachedatenspeicheranordnung.
IT8224060A0 (it) Procedimento di mappatura della memoria in sistema di elaborazione dati.
DE3587329D1 (de) Speicheranordnung mit datenzugriffsteuerung.
DE69123775T2 (de) Programmsteuersystem für eine tragbare Datenspeichervorrichtung
DE3669796D1 (de) Datenverarbeitungssystem mit virtuellen speicheroperationen.
DE68925336D1 (de) Datenverarbeitungsvorrichtung mit Cache-Speicher
DE69022475D1 (de) Halbleiterspeichereinrichtung mit hoher Datenlesegeschwindigkeit.
DE69204143D1 (de) Datenverarbeitungsanordnung mit Speicheranordnung.
DE3882425T2 (de) Datenübertragungssteuerungsvorrichtung für Direktspeicherzugriff.
DE68924041T2 (de) Vektordatenübertragungssteuerung.
DE3853369T2 (de) Steuerungssystem für einen Speicher.
DE3688186D1 (de) Datenverarbeitungsgeraet mit drei-adress-befehlen.
DE69014189T2 (de) Speicher mit verbesserter Lesezeit.
DE68922158D1 (de) Datenverarbeitungsvorrichtung.
DE3850212D1 (de) Vielfach-CPU-System mit gemeinschaftlichem Speicher.
DE68905074D1 (de) Datenverarbeitende vorrichtung mit zeitplanungskontrolle.
DE68924891D1 (de) Datentransfer zwischen Speicher.
DE3852694T2 (de) Datenverarbeitungsvorrichtung.
DE3581308D1 (de) Datenverarbeitungssystem mit einem speicherpruefgeraet.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee