DE3882324D1 - Dynamischer ram-speicher. - Google Patents

Dynamischer ram-speicher.

Info

Publication number
DE3882324D1
DE3882324D1 DE8888116484T DE3882324T DE3882324D1 DE 3882324 D1 DE3882324 D1 DE 3882324D1 DE 8888116484 T DE8888116484 T DE 8888116484T DE 3882324 T DE3882324 T DE 3882324T DE 3882324 D1 DE3882324 D1 DE 3882324D1
Authority
DE
Germany
Prior art keywords
dynamic ram
ram
dynamic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8888116484T
Other languages
English (en)
Other versions
DE3882324T2 (de
Inventor
Hirohiko Mochizuki
Tsuyoshi Ohira
Yukinori Kodama
Meiko Kobayashi
Takaaki Furuyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu VLSI Ltd
Fujitsu Ltd
Original Assignee
Fujitsu VLSI Ltd
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu VLSI Ltd, Fujitsu Ltd filed Critical Fujitsu VLSI Ltd
Publication of DE3882324D1 publication Critical patent/DE3882324D1/de
Application granted granted Critical
Publication of DE3882324T2 publication Critical patent/DE3882324T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/408—Address circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/14—Word line organisation; Word line lay-out

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
  • Read Only Memory (AREA)
  • Static Random-Access Memory (AREA)
DE88116484T 1987-10-06 1988-10-05 Dynamischer RAM-Speicher. Expired - Fee Related DE3882324T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62251983A JPH0194592A (ja) 1987-10-06 1987-10-06 半導体メモリ

Publications (2)

Publication Number Publication Date
DE3882324D1 true DE3882324D1 (de) 1993-08-19
DE3882324T2 DE3882324T2 (de) 1994-02-17

Family

ID=17230913

Family Applications (1)

Application Number Title Priority Date Filing Date
DE88116484T Expired - Fee Related DE3882324T2 (de) 1987-10-06 1988-10-05 Dynamischer RAM-Speicher.

Country Status (5)

Country Link
US (1) US4989182A (de)
EP (1) EP0311047B1 (de)
JP (1) JPH0194592A (de)
KR (1) KR920001329B1 (de)
DE (1) DE3882324T2 (de)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5014242A (en) * 1987-12-10 1991-05-07 Hitachi, Ltd. Semiconductor device for a ram disposed on chip so as to minimize distances of signal paths between the logic circuits and memory circuit
USRE38379E1 (en) 1989-08-28 2004-01-06 Hitachi, Ltd. Semiconductor memory with alternately multiplexed row and column addressing
CA2028085A1 (en) * 1989-11-03 1991-05-04 Dale J. Mayer Paged memory controller
US5414663A (en) * 1992-07-09 1995-05-09 Creative Integrated Systems, Inc. VLSI memory with an improved sense amplifier with dummy bit lines for modeling addressable bit lines
US5732035A (en) * 1990-06-14 1998-03-24 Creative Integrated Systems, Inc. Very large scale integrated planar read only memory
KR930006622B1 (ko) * 1990-09-04 1993-07-21 삼성전자 주식회사 반도체 메모리장치
US5124951A (en) * 1990-09-26 1992-06-23 Sgs-Thomson Microelectronics, Inc. Semiconductor memory with sequenced latched row line repeaters
US5502670A (en) * 1994-11-30 1996-03-26 Sony Corporation Single cycle flush for RAM memory
JPH08306773A (ja) * 1995-04-28 1996-11-22 Sharp Corp 半導体装置
US5892982A (en) * 1995-11-29 1999-04-06 Matsushita Electric Industrial Co., Ltd. External expansion bus interface circuit for connecting a micro control unit, and a digital recording and reproducing apparatus incorporating said interface circuit
US5890196A (en) * 1996-03-28 1999-03-30 Motorola, Inc. Method and apparatus for performing page mode accesses
TW522399B (en) * 1999-12-08 2003-03-01 Hitachi Ltd Semiconductor device
US6356503B1 (en) * 2000-02-23 2002-03-12 Virage Logic Corp. Reduced latency row selection circuit and method
KR100454259B1 (ko) 2001-11-02 2004-10-26 주식회사 하이닉스반도체 모니터링회로를 가지는 반도체메모리장치
US9865316B2 (en) * 2016-01-21 2018-01-09 Qualcomm Incorporated Memory with a word line assertion delayed by a bit line discharge for write operations with improved write time and reduced write power

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4144590A (en) * 1976-12-29 1979-03-13 Texas Instruments Incorporated Intermediate output buffer circuit for semiconductor memory device
JPS55150189A (en) * 1979-05-10 1980-11-21 Nec Corp Memory circuit
JPS6032911B2 (ja) * 1979-07-26 1985-07-31 株式会社東芝 半導体記憶装置
JPS6012718B2 (ja) * 1980-03-28 1985-04-03 富士通株式会社 半導体ダイナミックメモリ
US4556961A (en) * 1981-05-26 1985-12-03 Tokyo Shibaura Denki Kabushiki Kaisha Semiconductor memory with delay means to reduce peak currents
JPS57195387A (en) * 1981-05-27 1982-12-01 Hitachi Ltd Data lien precharging system of memory integrated circuit
US4599525A (en) * 1983-02-02 1986-07-08 Rockwell International Corporation De-glitch circuitry for video game memories
JPS59185089A (ja) * 1983-04-01 1984-10-20 Hitachi Ltd 半導体記憶装置
JPS60125998A (ja) * 1983-12-12 1985-07-05 Fujitsu Ltd 半導体記憶装置
JPS6177198A (ja) * 1984-09-21 1986-04-19 Toshiba Corp 半導体記憶装置
US4710902A (en) * 1985-10-04 1987-12-01 Motorola, Inc. Technique restore for a dynamic random access memory
JPS62197990A (ja) * 1986-02-25 1987-09-01 Mitsubishi Electric Corp 半導体記憶回路

Also Published As

Publication number Publication date
JPH0194592A (ja) 1989-04-13
EP0311047A2 (de) 1989-04-12
EP0311047B1 (de) 1993-07-14
KR890007288A (ko) 1989-06-19
US4989182A (en) 1991-01-29
DE3882324T2 (de) 1994-02-17
EP0311047A3 (de) 1991-03-20
KR920001329B1 (en) 1992-02-10

Similar Documents

Publication Publication Date Title
DE3780621D1 (de) Dynamischer ram-speicher.
DE68926793D1 (de) Dynamischer RAM
DE58901970D1 (de) Grossballenpresse.
NO874761L (no) Hydraulisk sement-slurry.
DE3481666D1 (de) Dynamischer ram-speicher.
DE3878320D1 (de) Statischer ram-speicher.
DE3771241D1 (de) Dynamischer ram.
DE3882324D1 (de) Dynamischer ram-speicher.
FI885911A (fi) Kontinuerligt arbetande press.
DE3865277D1 (de) Walzwerkstaender.
DE3680053D1 (de) Ram-speicher.
BR8805658A (pt) Prensa
DE3875211D1 (de) Hintergrundbezugnahme.
FI883435A (fi) Styrsystem foer fluider under tryck.
FI885910A (fi) Kontinuerligt arbetande press.
DE3882294D1 (de) Press-stanze.
DE69112447D1 (de) Dynamische RAM-Einrichtung.
FI73490B (fi) Press foer takstolar.
FI891391A0 (fi) Saog med vertikal ram.
DE3864423D1 (de) Stanzpresse.
FI873989A0 (fi) Kontinuerligt arbetande press.
DE3867030D1 (de) Ram-speicher.
FI872260A0 (fi) Ram.
FI874199A (fi) Press.
FI874693A0 (fi) Press.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee