DE3879524T2 - Stromspitzenbeschraenkung in dynamischen cmos-schaltungen. - Google Patents

Stromspitzenbeschraenkung in dynamischen cmos-schaltungen.

Info

Publication number
DE3879524T2
DE3879524T2 DE8888300707T DE3879524T DE3879524T2 DE 3879524 T2 DE3879524 T2 DE 3879524T2 DE 8888300707 T DE8888300707 T DE 8888300707T DE 3879524 T DE3879524 T DE 3879524T DE 3879524 T2 DE3879524 T2 DE 3879524T2
Authority
DE
Germany
Prior art keywords
integrated circuit
system clock
signal
clock signal
clock signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8888300707T
Other languages
German (de)
English (en)
Other versions
DE3879524D1 (de
Inventor
Che-Tsung Chen
Kevin David Kolwicz
Chin-Jen Lin
Won Jae Yoon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AT&T Corp
Original Assignee
American Telephone and Telegraph Co Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by American Telephone and Telegraph Co Inc filed Critical American Telephone and Telegraph Co Inc
Application granted granted Critical
Publication of DE3879524D1 publication Critical patent/DE3879524D1/de
Publication of DE3879524T2 publication Critical patent/DE3879524T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/30Means for acting in the event of power-supply failure or interruption, e.g. power-supply fluctuations
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008Arrangements for reducing power consumption

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Power Sources (AREA)
  • Shift Register Type Memory (AREA)
  • Measuring Fluid Pressure (AREA)
  • Semiconductor Integrated Circuits (AREA)
DE8888300707T 1987-02-04 1988-01-27 Stromspitzenbeschraenkung in dynamischen cmos-schaltungen. Expired - Fee Related DE3879524T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/011,162 US4736119A (en) 1987-02-04 1987-02-04 Dynamic CMOS current surge control

Publications (2)

Publication Number Publication Date
DE3879524D1 DE3879524D1 (de) 1993-04-29
DE3879524T2 true DE3879524T2 (de) 1993-07-01

Family

ID=21749137

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8888300707T Expired - Fee Related DE3879524T2 (de) 1987-02-04 1988-01-27 Stromspitzenbeschraenkung in dynamischen cmos-schaltungen.

Country Status (8)

Country Link
US (1) US4736119A (ja)
EP (1) EP0277767B1 (ja)
JP (1) JPH073751B2 (ja)
CA (1) CA1281088C (ja)
DE (1) DE3879524T2 (ja)
ES (1) ES2039608T3 (ja)
HK (1) HK117093A (ja)
SG (1) SG60193G (ja)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2508697B2 (ja) * 1987-03-27 1996-06-19 日本電気株式会社 半導体集積回路
US5200907A (en) * 1990-04-16 1993-04-06 Tran Dzung J Transmission gate logic design method
GB2268817B (en) * 1992-07-17 1996-05-01 Integrated Micro Products Ltd A fault-tolerant computer system
US5513358A (en) * 1994-02-04 1996-04-30 Motorola, Inc. Method and apparatus for power-up state initialization in a data processing system
US5537656A (en) * 1994-06-17 1996-07-16 Intel Corporation Method and apparatus for a microprocessor to enter and exit a reduced power consumption state
EP0709774A1 (en) * 1994-10-27 1996-05-01 STMicroelectronics S.r.l. Method and circuit for detecting a fault in a clock signal for microprocessor electronic devices including memory elements
US5983339A (en) * 1995-08-21 1999-11-09 International Business Machines Corporation Power down system and method for pipelined logic functions
JPH11213665A (ja) * 1998-01-26 1999-08-06 Mitsubishi Electric Corp 半導体回路装置およびその使用方法
US6317839B1 (en) * 1999-01-19 2001-11-13 International Business Machines Corporation Method of and apparatus for controlling supply of power to a peripheral device in a computer system
DE10346621A1 (de) * 2003-10-08 2005-05-04 Bosch Gmbh Robert Steuergerät
US8410833B2 (en) * 2011-02-28 2013-04-02 Advanced Micro Devices, Inc. On-chip power-up control circuit

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55165030A (en) * 1979-06-11 1980-12-23 Oki Electric Ind Co Ltd Signal transmission circuit of dynamic type
US4317180A (en) * 1979-12-26 1982-02-23 Texas Instruments Incorporated Clocked logic low power standby mode
JPS5881334A (ja) * 1981-11-11 1983-05-16 Hitachi Ltd 情報処理装置
JPS5916414A (ja) * 1982-07-20 1984-01-27 Toshiba Corp パワ−オンリセツト回路
DE3230836A1 (de) * 1982-08-19 1984-02-23 Standard Elektrik Lorenz Ag, 7000 Stuttgart Bi-phase-decoder
JPS59121697A (ja) * 1982-12-27 1984-07-13 Toshiba Corp シフトレジスタ
JPS60154709A (ja) * 1984-01-25 1985-08-14 Toshiba Corp クロツク信号発生回路
JPS60180216A (ja) * 1984-02-28 1985-09-14 Fujitsu Ltd 電圧検知回路
JPS60198618A (ja) * 1984-03-21 1985-10-08 Oki Electric Ind Co Ltd ダイナミツク論理回路
US4694196A (en) * 1984-12-07 1987-09-15 American Telephone And Telegraph Company And At&T Information Systems Clock recovery circuit
US4691122A (en) * 1985-03-29 1987-09-01 Advanced Micro Devices, Inc. CMOS D-type flip-flop circuits
US4700084A (en) * 1985-08-26 1987-10-13 Rockwell International Corporation Digital clock recovery circuit apparatus
JPH06101236B2 (ja) * 1985-10-25 1994-12-12 株式会社マイコンシステム シフトレジスタ
US4694197A (en) * 1986-01-06 1987-09-15 Rca Corporation Control signal generator

Also Published As

Publication number Publication date
JPH073751B2 (ja) 1995-01-18
SG60193G (en) 1993-07-09
HK117093A (en) 1993-11-05
US4736119A (en) 1988-04-05
ES2039608T3 (es) 1993-10-01
EP0277767B1 (en) 1993-03-24
DE3879524D1 (de) 1993-04-29
EP0277767A2 (en) 1988-08-10
EP0277767A3 (en) 1989-10-04
JPS63268312A (ja) 1988-11-07
CA1281088C (en) 1991-03-05

Similar Documents

Publication Publication Date Title
DE60202749T2 (de) Schnittstelle von synchron zu asynchron zu synchron
DE69924173T2 (de) Integrierte Halbleiterschaltung mit Schlafmodus mit geringem Stromverbrauch und geringem Flächenbedarf
DE69837775T2 (de) Dynamische logische Schaltung und selbstgetaktetes Pipeline-Datenwegsystem
DE19615413A1 (de) Integrierte Halbleiterschaltung
DE69430165T2 (de) Verriegelungsschaltungsgesteuerter Ausgangstreiber
DE4326134B4 (de) Eingangswechseldetektorschaltung
DE19882086B4 (de) Verfahren und Vorrichtung zum Implementieren einer adiabatischen Logikfamilie
DE1512398A1 (de) Flip-Flop-Schaltung und Zaehlschaltung
DE102005056278B4 (de) Flip-Flop-Vorrichtung und Verfahren zum Speichern und Ausgeben eines Datenwerts
DE2625007A1 (de) Adressenpufferschaltung in einem halbleiterspeicher
DE3879524T2 (de) Stromspitzenbeschraenkung in dynamischen cmos-schaltungen.
DE3618572C2 (ja)
DE68918810T2 (de) Übertragungstor-Multiplexer.
DE69121157T2 (de) Schaltung zum Synchronisieren von asynchronen Zustandsmaschinen
DE3850808T2 (de) Erzeugung von Taktimpulsen.
DE102020106812A1 (de) Master-slave-d-flipflop
DE69635767T2 (de) Cmos treiberschaltung
DE69809096T2 (de) Datenverriegelungs-Schaltungsvorrichtung mit synchronem Halbleiterflipflop-DRAM-Speicher
DE19937829A1 (de) Schaltung, Verfahren und Vorrichtung zum Ausgeben, Eingeben bzw. Empfangen von Daten
DE60101169T2 (de) Logikschaltkreis mit Pipeline-Struktur
DE69810405T2 (de) Adiabatische Logikschaltung
DE69109888T2 (de) Taktfrequenzverdoppler.
DE3214006C2 (ja)
DE4120903C2 (de) Verzögerungsschaltung
DE69022126T2 (de) Frequenzteiler-Schaltung.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8328 Change in the person/name/address of the agent

Free format text: BLUMBACH, KRAMER & PARTNER, 65193 WIESBADEN

8339 Ceased/non-payment of the annual fee