DE3721929C2 - - Google Patents

Info

Publication number
DE3721929C2
DE3721929C2 DE3721929A DE3721929A DE3721929C2 DE 3721929 C2 DE3721929 C2 DE 3721929C2 DE 3721929 A DE3721929 A DE 3721929A DE 3721929 A DE3721929 A DE 3721929A DE 3721929 C2 DE3721929 C2 DE 3721929C2
Authority
DE
Germany
Prior art keywords
metal
metal silicide
silicide layer
semiconductor body
bonding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE3721929A
Other languages
German (de)
English (en)
Other versions
DE3721929A1 (de
Inventor
Solt Dipl.-Phys. Zug Ch Katalin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens Building Technologies AG
Original Assignee
LGZ Landis and Gyr Zug AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by LGZ Landis and Gyr Zug AG filed Critical LGZ Landis and Gyr Zug AG
Publication of DE3721929A1 publication Critical patent/DE3721929A1/de
Application granted granted Critical
Publication of DE3721929C2 publication Critical patent/DE3721929C2/de
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/44—Conductive materials thereof
    • H10W20/4403—Conductive materials thereof based on metals, e.g. alloys, metal silicides
    • H10W20/4432—Conductive materials thereof based on metals, e.g. alloys, metal silicides the principal metal being a noble metal, e.g. gold
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/056—Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/063—Manufacture or treatment of conductive parts of the interconnections by forming conductive members before forming protective insulating material
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/44—Conductive materials thereof
    • H10W20/4403—Conductive materials thereof based on metals, e.g. alloys, metal silicides
    • H10W20/4437—Conductive materials thereof based on metals, e.g. alloys, metal silicides the principal metal being a transition metal
    • H10W20/4441—Conductive materials thereof based on metals, e.g. alloys, metal silicides the principal metal being a transition metal the principal metal being a refractory metal

Landscapes

  • Pressure Sensors (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Ceramic Products (AREA)
DE19873721929 1986-11-03 1987-07-02 Verfahren zur herstellung hermetisch dichter elektrischer leiterbahnen in halbleiterelementen Granted DE3721929A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CH4337/86A CH671653A5 (enFirst) 1986-11-03 1986-11-03

Publications (2)

Publication Number Publication Date
DE3721929A1 DE3721929A1 (de) 1988-05-11
DE3721929C2 true DE3721929C2 (enFirst) 1990-02-08

Family

ID=4274212

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19873721929 Granted DE3721929A1 (de) 1986-11-03 1987-07-02 Verfahren zur herstellung hermetisch dichter elektrischer leiterbahnen in halbleiterelementen

Country Status (2)

Country Link
CH (1) CH671653A5 (enFirst)
DE (1) DE3721929A1 (enFirst)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19741924C2 (de) * 1997-09-23 2000-03-02 Siemens Ag Verfahren zum elektrochemischen Verbinden und Verbundteil

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1138401A (en) * 1965-05-06 1969-01-01 Mallory & Co Inc P R Bonding

Also Published As

Publication number Publication date
CH671653A5 (enFirst) 1989-09-15
DE3721929A1 (de) 1988-05-11

Similar Documents

Publication Publication Date Title
DE3872859T2 (de) Verfahren zur metallisierung eines kieselsaeure-, quartz-, glas- oder saphirsubstrates und so erhaltenes substrat.
DE1930669C2 (de) Verfahren zur Herstellung einer integrierten Halbleiterschaltung
DE1764951B1 (de) Mehrschichtige metallisierung fuer halbleiteranschluesse
DE2036139A1 (de) Dunnfümmetallisierungsverfahren fur Mikroschaltungen
DE2901697C3 (de) Verfahren zur Ausbildung von Leitungsverbindungen auf einem Substrat
DE1766528B1 (de) Elektrischer modulbauteil
DE2709933A1 (de) Verfahren zum herstellen durchgehender metallischer verbindungen zwischen mehreren metallisierungsebenen in halbleitervorrichtungen
DE1614306C3 (de) Verfahren zur Herstellung elektrischer Anschlüsse auf einer Oberfläche eines elektronischen Bauelementes und durch Anwendung dieses Verfahrens hergestelltes Bauelement
DE1539769A1 (de) Elektrischer Kondensator
DE2230171A1 (de) Verfahren zum herstellen von streifenleitern fuer halbleiterbauteile
EP0764334B1 (de) Verfahren zur herstellung von bauelementen auf metallfilmbasis
EP0013728B1 (de) Verfahren zur Herstellung von elektrischen Verbindungen zwischen Leiterschichten in Halbleiterstrukturen
DE3721929C2 (enFirst)
EP1193742A2 (de) Verfahren zum Herstellen von integrierten Schaltungsanordnungen sowie zugehörige Schaltungsanordnungen, insbesondere Tunnelkontaktelemente
DE2926516A1 (de) Verfahren zur herstellung eines metallfolienwiderstandes und metallfolienwiderstand
DE102008016613B4 (de) Verfahren zur Herstellung eines elektrischen Bauelements mit mindestens einer dielektrischen Schicht und ein elektrisches Bauelement mit mindestens einer dielektrischen Schicht
DE1564528A1 (de) Verfahren zum Herstellen eines elektrisch leitenden Kanals in einem kristallinen Halbleiterkoerper
EP0289865A2 (de) Verfahren zur Herstellung einer Dünnschicht-Solarzellenanordnung
DE3151557A1 (de) Elektrooptische anzeigevorrichtung und verfahren zu ihrer herstellung
DE68907836T2 (de) Verfahren zum Testen der Leiterfilmqualität.
DE1764937C3 (de) Verfahren zur Herstellung von Isolationsschichten zwischen mehrschichtig übereinander angeordneten metallischen Leitungsverbindungen für eine Halbleiteranordnung
DE2555187C2 (enFirst)
EP0212065A1 (de) Flüssigkristallzelle
DE2041819A1 (de) Herstellungsverfahren fuer integrierte Schaltungen
DE19907621B4 (de) Ätzmaskierung

Legal Events

Date Code Title Description
OP8 Request for examination as to paragraph 44 patent law
D2 Grant after examination
8364 No opposition during term of opposition
8320 Willingness to grant licences declared (paragraph 23)
8339 Ceased/non-payment of the annual fee