DE3485775T2 - Pegelumsetzungsschaltung. - Google Patents

Pegelumsetzungsschaltung.

Info

Publication number
DE3485775T2
DE3485775T2 DE8484115694T DE3485775T DE3485775T2 DE 3485775 T2 DE3485775 T2 DE 3485775T2 DE 8484115694 T DE8484115694 T DE 8484115694T DE 3485775 T DE3485775 T DE 3485775T DE 3485775 T2 DE3485775 T2 DE 3485775T2
Authority
DE
Germany
Prior art keywords
level conversion
conversion switching
switching
level
conversion
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE8484115694T
Other languages
English (en)
Other versions
DE3485775D1 (de
Inventor
Masahiro Ueno
Kozaburo Kurita
Ikuro Masuda
Nobuaki Miyakawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Publication of DE3485775D1 publication Critical patent/DE3485775D1/de
Application granted granted Critical
Publication of DE3485775T2 publication Critical patent/DE3485775T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03G—CONTROL OF AMPLIFICATION
    • H03G11/00—Limiting amplitude; Limiting rate of change of amplitude ; Clipping in general
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018514—Interface arrangements with at least one differential stage
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/0944—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
    • H03K19/09448—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET in combination with bipolar transistors [BIMOS]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Power Engineering (AREA)
  • Logic Circuits (AREA)
  • Amplifiers (AREA)
  • Static Random-Access Memory (AREA)
DE8484115694T 1983-12-20 1984-12-18 Pegelumsetzungsschaltung. Expired - Lifetime DE3485775T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58241642A JPH0773205B2 (ja) 1983-12-20 1983-12-20 レベル変換回路

Publications (2)

Publication Number Publication Date
DE3485775D1 DE3485775D1 (de) 1992-07-23
DE3485775T2 true DE3485775T2 (de) 1992-12-24

Family

ID=17077346

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8484115694T Expired - Lifetime DE3485775T2 (de) 1983-12-20 1984-12-18 Pegelumsetzungsschaltung.

Country Status (5)

Country Link
US (1) US4797583A (de)
EP (1) EP0146910B1 (de)
JP (1) JPH0773205B2 (de)
KR (1) KR900000484B1 (de)
DE (1) DE3485775T2 (de)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102007016523A1 (de) * 2007-04-05 2008-10-09 Texas Instruments Deutschland Gmbh Ladungspumpen-CMOS-Schaltkreis

Families Citing this family (49)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0773205B2 (ja) * 1983-12-20 1995-08-02 株式会社日立製作所 レベル変換回路
EP0193901B1 (de) * 1985-03-06 1990-01-31 Fujitsu Limited Komparatorschaltung mit verbesserten Ausgangseigenschaften
JPS6269719A (ja) * 1985-09-24 1987-03-31 Toshiba Corp レベル変換論理回路
JPH07118642B2 (ja) * 1986-01-08 1995-12-18 株式会社東芝 レベル変換回路
US4841175A (en) * 1987-01-23 1989-06-20 Siemens Aktiengesellschaft ECL-compatible input/output circuits in CMOS technology
JPH0815257B2 (ja) * 1987-06-16 1996-02-14 日本電気株式会社 レベル変換回路
JPH01138813A (ja) * 1987-11-26 1989-05-31 Toshiba Corp Ｅｃｌ―ｃｍｏｓレベル変換回路
DE58908391D1 (de) * 1988-07-22 1994-10-27 Siemens Ag ECL-CMOS-Wandler.
JPH02137409A (ja) * 1988-11-18 1990-05-25 Nec Corp 半導体集積回路装置
US4947061A (en) * 1989-02-13 1990-08-07 At&T Bell Laboratories CMOS to ECL output buffer circuit
KR900015148A (ko) * 1989-03-09 1990-10-26 미다 가쓰시게 반도체장치
JPH0783248B2 (ja) * 1989-05-19 1995-09-06 三菱電機株式会社 半導体集積回路
JPH082019B2 (ja) * 1989-09-13 1996-01-10 株式会社東芝 レベル変換回路
IT1236879B (it) * 1989-11-22 1993-04-26 Sgs Thomson Microelectronics Circuito elettronico comparatore
US4998028A (en) * 1990-01-26 1991-03-05 International Business Machines Corp. High speed CMOS logic device for providing ECL compatible logic levels
US5038057A (en) * 1990-05-29 1991-08-06 Motorola, Inc. ECL to CMOS logic translator
JPH04127467A (ja) * 1990-06-04 1992-04-28 Mitsubishi Electric Corp 半導体集積回路装置
JPH05145401A (ja) * 1991-11-21 1993-06-11 Mitsubishi Electric Corp レベル変換回路
JPH05259882A (ja) * 1992-03-10 1993-10-08 Fujitsu Ltd レベル変換回路装置
US5371424A (en) * 1992-11-25 1994-12-06 Motorola, Inc. Transmitter/receiver circuit and method therefor
JP2546489B2 (ja) * 1993-04-23 1996-10-23 日本電気株式会社 レベル変換回路
TW307064B (de) * 1993-09-08 1997-06-01 Advanced Micro Devices Inc
US5578943A (en) * 1995-01-05 1996-11-26 Bell-Northern Research Ltd. Signal transmitter and apparatus incorporating same
US5682108A (en) * 1995-05-17 1997-10-28 Integrated Device Technology, Inc. High speed level translator
EP0764952B1 (de) * 1995-07-25 2003-02-05 Texas Instruments Incorporated Anordnung und Verfahren zur Ausführung eines Datenpfads mit Gebrauch von nicht differentieller Strommodustechnik
TW281828B (en) * 1995-08-21 1996-07-21 Thomson Consumer Electronics Video differential bus receiver for audio/video interconnection
US5970255A (en) 1995-10-16 1999-10-19 Altera Corporation System for coupling programmable logic device to external circuitry which selects a logic standard and uses buffers to modify output and input signals accordingly
KR100196510B1 (ko) * 1995-12-28 1999-06-15 김영환 센스 증폭기
US5793225A (en) * 1996-01-02 1998-08-11 Pmc-Sierra, Inc. CMOS SONET/ATM receiver suitable for use with pseudo ECL and TTL signaling environments
KR980011460A (ko) * 1996-07-24 1998-04-30 윌리엄 이. 힐러 비차동 전류 모드 기법을 이용한 데이타 경로 구현 장치 및 방법
US5818774A (en) * 1996-07-24 1998-10-06 Texas Instruments Incorporated Apparatus and method for a data path implemented using non-differential, current mode techniques
DE69626075T2 (de) * 1996-07-25 2003-10-02 Texas Instruments Inc Anordnung und Verfahren zur Ausführung eines Datenpfads mit Gebrauch von nicht differentieller Strommodustechnik
JPH10150333A (ja) * 1996-11-18 1998-06-02 Toshiba Corp 電圧変換回路及び差動差分増幅器
JP3586073B2 (ja) 1997-07-29 2004-11-10 株式会社東芝 基準電圧発生回路
US6271679B1 (en) 1999-03-24 2001-08-07 Altera Corporation I/O cell configuration for multiple I/O standards
US6836151B1 (en) * 1999-03-24 2004-12-28 Altera Corporation I/O cell configuration for multiple I/O standards
GB9906973D0 (en) 1999-03-25 1999-05-19 Sgs Thomson Microelectronics Sense amplifier circuit
US6348817B2 (en) 1999-05-10 2002-02-19 Jinghui Lu Complementary current mode driver for high speed data communications
GB2349996A (en) * 1999-05-12 2000-11-15 Sharp Kk Voltage level converter for an active matrix LCD
KR100366616B1 (ko) * 1999-05-19 2003-01-09 삼성전자 주식회사 저전압 인터페이스용 고속 입력버퍼 회로
JP3626043B2 (ja) 1999-08-10 2005-03-02 沖電気工業株式会社 演算増幅器
JP4265865B2 (ja) * 2000-09-14 2009-05-20 富士通マイクロエレクトロニクス株式会社 能動負荷回路
EP1211804B1 (de) * 2000-12-04 2007-03-28 Infineon Technologies AG Treiber für einen externen Feldeffekttransistor mit hoher Genauigkeit und Gate-Spannungsschutz
US6856198B2 (en) * 2002-12-23 2005-02-15 Intel Corporation Amplifier and method for voltage-to-current conversion
US7486140B2 (en) 2004-04-02 2009-02-03 Fujitsu Limited Differential amplifier
JP4759030B2 (ja) * 2004-04-02 2011-08-31 富士通セミコンダクター株式会社 差動増幅器
US7352229B1 (en) * 2006-07-10 2008-04-01 Altera Corporation Reference clock receiver compliant with LVPECL, LVDS and PCI-Express supporting both AC coupling and DC coupling
US9337840B2 (en) * 2013-05-17 2016-05-10 Samsung Electronics Co., Ltd. Voltage level shifter and systems implementing the same
CN113014244B (zh) * 2021-03-16 2022-03-15 国网河南省电力公司开封供电公司 环网柜运行检测装置

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
USB387171I5 (de) * 1973-08-09 1975-01-28
US4103249A (en) * 1977-10-31 1978-07-25 Gte Sylvania Incorporated Pnp current mirror
JPS54108557A (en) * 1978-02-13 1979-08-25 Toshiba Corp Operational amplifier circuit
US4224539A (en) * 1978-09-05 1980-09-23 Motorola, Inc. FET Voltage level detecting circuit
JPS55166342A (en) * 1979-06-12 1980-12-25 Nec Corp Minute potential difference comparing circuit
JPS56115036A (en) * 1980-02-16 1981-09-10 Sony Corp Interface circuit
US4379267A (en) * 1980-06-25 1983-04-05 Mostek Corporation Low power differential amplifier
JPS5776924A (en) * 1980-10-31 1982-05-14 Hitachi Ltd Interface circuit
US4380710A (en) * 1981-02-05 1983-04-19 Harris Corporation TTL to CMOS Interface circuit
US4410857A (en) * 1981-04-28 1983-10-18 Rca Corporation Operational amplifier with feed-forward compensation circuit
US4417160A (en) * 1981-07-30 1983-11-22 Rca Corporation Offset compensation apparatus for biasing an analog comparator
JPS5885604A (ja) * 1981-11-17 1983-05-23 Fujitsu Ltd Ｍｏｓアナログ集積回路
DE3217512A1 (de) * 1982-05-10 1983-11-10 Siemens AG, 1000 Berlin und 8000 München Schaltungsanordnung zur pegelumsetzung
JPS5943631A (ja) * 1982-09-06 1984-03-10 Hitachi Ltd レベル変換入力回路
US4604533A (en) * 1982-12-28 1986-08-05 Tokyo Shibaura Denki Kabushiki Kaisha Sense amplifier
JPS604331A (ja) * 1983-06-21 1985-01-10 Sony Corp 信号レベル変換回路
JPS6042937A (ja) * 1983-08-19 1985-03-07 Nec Corp レベル変換回路
JPH0773205B2 (ja) * 1983-12-20 1995-08-02 株式会社日立製作所 レベル変換回路
US4634890A (en) * 1984-09-06 1987-01-06 Thomson Components-Mostek Corporation Clamping circuit finding particular application between a single sided output of a computer memory and a differential amplifier sensing circuit

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102007016523A1 (de) * 2007-04-05 2008-10-09 Texas Instruments Deutschland Gmbh Ladungspumpen-CMOS-Schaltkreis
DE102007016523B4 (de) * 2007-04-05 2014-09-04 Texas Instruments Deutschland Gmbh Ladungspumpen-CMOS-Schaltkreis

Also Published As

Publication number Publication date
KR850004689A (ko) 1985-07-25
EP0146910B1 (de) 1992-06-17
JPS60132416A (ja) 1985-07-15
JPH0773205B2 (ja) 1995-08-02
DE3485775D1 (de) 1992-07-23
US4797583A (en) 1989-01-10
EP0146910A3 (en) 1986-10-29
KR900000484B1 (ko) 1990-01-30
EP0146910A2 (de) 1985-07-03

Similar Documents

Publication Publication Date Title
DE3485775D1 (de) Pegelumsetzungsschaltung.
DE3483775D1 (de) Schaltnetzwerk.
FI843786L (fi) I oeppetlaege laosbar dragkoppling.
FI833312A (fi) I en uppslamningspump anvaendbar mekanisk taetning.
FI844107L (fi) Reversibelt klammermatarsko- och lucksystem foer magasinet i slagverktyg foer klamrar.
DE3586502D1 (de) Schaltungsumschaltanordnungen.
FI850424A0 (fi) Avlopp foer oeverfloede i en cyklonseparator.
FI843961A0 (fi) Inkapslingsshellac foer aktiva ingredienser i tuggummi.
DE3482304D1 (de) Waschtoenungsmittel.
NL189798C (nl) Vaatstuwer.
FI844513L (fi) Korrigeringskrets foer rasterdistorsion i en tv-mottagare.
FI832962A (fi) Pulsbredd-pulshoejd-multiplikator i en statisk kwh-maetare.
FI831634L (fi) Vaermestabileringssystem foer en inloppslaoda i en pappersmaskin.
DE3485440D1 (de) Lastschalter.
FI840841A (fi) Taetningsanordning foer kilpartiet i avvattningsmaskiner.
FI843839A0 (fi) Avvattningselement foer vaotpartiet i en pappersmaskin.
FI832961A (fi) Kopplingsarrangemang i en statisk kwh- maetare.
FI831577L (fi) Slutet pressparti i pappersmaskin.
FI843433A0 (fi) Kodstyrningssystem i en terminalanlaeggning.
FI843038A0 (fi) Fasaotskiljare foer en tvaofasblandning i ringstroemmar.
FI844449A0 (fi) Styrkrets foer signalvaegen i en dataterminal.
NO853465L (no) Vaske- mykningsmiddel.
ATE47248T1 (de) Schalter.
ATE41542T1 (de) Wandler.
ES275080Y (es) Nueva estructura de somier.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee