DE3446643C2 - - Google Patents
Info
- Publication number
- DE3446643C2 DE3446643C2 DE3446643A DE3446643A DE3446643C2 DE 3446643 C2 DE3446643 C2 DE 3446643C2 DE 3446643 A DE3446643 A DE 3446643A DE 3446643 A DE3446643 A DE 3446643A DE 3446643 C2 DE3446643 C2 DE 3446643C2
- Authority
- DE
- Germany
- Prior art keywords
- silicon
- titanium
- film
- layer
- capacitor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D1/00—Resistors, capacitors or inductors
- H10D1/01—Manufacture or treatment
- H10D1/045—Manufacture or treatment of capacitors having potential barriers, e.g. varactors
- H10D1/047—Manufacture or treatment of capacitors having potential barriers, e.g. varactors of conductor-insulator-semiconductor capacitors, e.g. trench capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/32105—Oxidation of silicon-containing layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/01—Manufacture or treatment
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/014—Capacitor
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/043—Dual dielectric
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/081—Insulators
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/118—Oxide films
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/147—Silicides
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Semiconductor Memories (AREA)
- Semiconductor Integrated Circuits (AREA)
- Local Oxidation Of Silicon (AREA)
- Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
- Electrodes Of Semiconductors (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58242631A JPS60132353A (ja) | 1983-12-20 | 1983-12-20 | 半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE3446643A1 DE3446643A1 (de) | 1985-06-27 |
DE3446643C2 true DE3446643C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1993-05-13 |
Family
ID=17091921
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE19843446643 Granted DE3446643A1 (de) | 1983-12-20 | 1984-12-20 | Verfahren zur herstellung von halbleiterelementen |
Country Status (4)
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5027166A (en) * | 1987-12-04 | 1991-06-25 | Sanken Electric Co., Ltd. | High voltage, high speed Schottky semiconductor device and method of fabrication |
JP2569115B2 (ja) * | 1988-04-15 | 1997-01-08 | 株式会社日立製作所 | 半導体装置 |
US5036020A (en) * | 1990-08-31 | 1991-07-30 | Texas Instrument Incorporated | Method of fabricating microelectronic device incorporating capacitor having lowered topographical profile |
US5470398A (en) * | 1990-09-25 | 1995-11-28 | Matsushita Electric Industrial Co., Ltd. | Dielectric thin film and method of manufacturing same |
US5206187A (en) * | 1991-08-30 | 1993-04-27 | Micron Technology, Inc. | Method of processing semiconductor wafers using a contact etch stop |
US5449941A (en) * | 1991-10-29 | 1995-09-12 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor memory device |
KR960005681B1 (ko) * | 1992-11-07 | 1996-04-30 | 금성일렉트론주식회사 | 반도체 메모리 장치의 캐패시터 제조방법 |
JP2630292B2 (ja) * | 1995-02-27 | 1997-07-16 | 日本電気株式会社 | 半導体装置の製造方法 |
US5593924A (en) * | 1995-06-02 | 1997-01-14 | Texas Instruments Incorporated | Use of a capping layer to attain low titanium-silicide sheet resistance and uniform silicide thickness for sub-micron silicon and polysilicon lines |
WO1997019468A1 (en) * | 1995-11-20 | 1997-05-29 | Hitachi, Ltd. | Semiconductor storage device and process for manufacturing the same |
US6660610B2 (en) * | 1996-07-08 | 2003-12-09 | Micron Technology, Inc. | Devices having improved capacitance and methods of their fabrication |
EP1106982B1 (de) * | 1999-12-10 | 2005-02-09 | Endress + Hauser GmbH + Co. KG | Druckmessgerät |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5514531B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * | 1969-06-18 | 1980-04-17 | ||
US3741880A (en) * | 1969-10-25 | 1973-06-26 | Nippon Electric Co | Method of forming electrical connections in a semiconductor integrated circuit |
US4158613A (en) * | 1978-12-04 | 1979-06-19 | Burroughs Corporation | Method of forming a metal interconnect structure for integrated circuits |
JPS5847862B2 (ja) * | 1979-08-30 | 1983-10-25 | 富士通株式会社 | 半導体記憶装置及びその製造方法 |
JPS56137657A (en) * | 1980-03-29 | 1981-10-27 | Chiyou Lsi Gijutsu Kenkyu Kumiai | Manufacture of semiconductor device |
GB2077993A (en) * | 1980-06-06 | 1981-12-23 | Standard Microsyst Smc | Low sheet resistivity composite conductor gate MOS device |
US4285761A (en) * | 1980-06-30 | 1981-08-25 | International Business Machines Corporation | Process for selectively forming refractory metal silicide layers on semiconductor devices |
JPS5724541A (en) * | 1980-07-21 | 1982-02-09 | Nec Corp | Preparation of metal oxide semiconductor |
US4339869A (en) * | 1980-09-15 | 1982-07-20 | General Electric Company | Method of making low resistance contacts in semiconductor devices by ion induced silicides |
GB2083946A (en) * | 1980-09-15 | 1982-03-31 | Gen Electric | Method of making integrated circuits |
US4419142A (en) * | 1980-10-24 | 1983-12-06 | Tokyo Shibaura Denki Kabushiki Kaisha | Method of forming dielectric isolation of device regions |
US4403394A (en) * | 1980-12-17 | 1983-09-13 | International Business Machines Corporation | Formation of bit lines for ram device |
DE3132809A1 (de) * | 1981-08-19 | 1983-03-10 | Siemens AG, 1000 Berlin und 8000 München | Verfahren zum herstellen von integrierten mos-feldeffekttransistoren, insbesondere von komplementaeren mos-feldeffekttransistorenschaltungen mit einer aus metallsiliziden bestehenden zusaetzlichen leiterbahnebene |
DE3211761A1 (de) * | 1982-03-30 | 1983-10-06 | Siemens Ag | Verfahren zum herstellen von integrierten mos-feldeffekttransistorschaltungen in siliziumgate-technologie mit silizid beschichteten diffusionsgebieten als niederohmige leiterbahnen |
-
1983
- 1983-12-20 JP JP58242631A patent/JPS60132353A/ja active Granted
-
1984
- 1984-10-11 KR KR1019840006294A patent/KR900001395B1/ko not_active Expired
- 1984-12-14 US US06/682,594 patent/US4665608A/en not_active Expired - Fee Related
- 1984-12-20 DE DE19843446643 patent/DE3446643A1/de active Granted
Also Published As
Publication number | Publication date |
---|---|
US4665608A (en) | 1987-05-19 |
JPH0311552B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1991-02-18 |
KR900001395B1 (ko) | 1990-03-09 |
KR850005139A (ko) | 1985-08-21 |
DE3446643A1 (de) | 1985-06-27 |
JPS60132353A (ja) | 1985-07-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69123295T2 (de) | Silizid/Metall-Kapazität für Polysiliziumgate | |
DE3689158T2 (de) | Verfahren zum Herstellen bezüglich einer Karte justierten, implantierten Gebieten und Elektroden dafür. | |
DE3916228C2 (de) | Halbleiterspeichervorrichtung mit Stapelkondensatorzellenstruktur und Verfahren zu ihrer Herstellung | |
DE1903961C3 (de) | Integrierte Halbleiterschaltung und Verfahren zu ihrer Herstellung | |
DE3587231T2 (de) | Verfahren zum herstellen einer dmos-halbleiteranordnung. | |
DE4127967C2 (de) | MOS-Transistor mit Gate-Drain-Elektrodenüberlapp und Verfahren zu seiner Herstellung | |
DE4028488C2 (de) | Verfahren zur Herstellung einer Halbleiterspeichervorrichtung | |
DE3929129C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
DE19630310C2 (de) | Halbleitervorrichtung mit einem Kondensator und Verfahren zu deren Herstellung | |
DE4221511C2 (de) | Verfahren zum Bilden von Bitstellenleitungen auf einem Halbleiterwafer | |
DE4420365C2 (de) | Halbleiterbauelement-Isolierverfahren und integrierte Schaltungen für eine Speicheranordnung | |
DE4010618C2 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung | |
DE4007582C2 (de) | Verfahren zum Herstellen von mindestens zwei Kontakten in einem Halbleiterbauelement | |
DE3844388A1 (de) | Dynamische direktzugriffspeichereinrichtung | |
DE69609224T2 (de) | Kondensator für eine integrierte Schaltung mit leitendem Graben | |
DE3785317T2 (de) | Matrix hoher Packungsdichte aus dynamischen VMOS RAM. | |
DE3446643C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
DE10163345A1 (de) | Ein Kondensator für Halbleiterelemente und ein Verfahren zur Herstellung | |
DE3122437A1 (de) | Verfahren zum herstellen eines mos-bauelements | |
DE69317012T2 (de) | Herstellungsverfahren einer Verbindungsstruktur in einer integrierten Schaltung | |
DE69322928T2 (de) | Verfahren zur Herstellung eines nicht-flüchtigen Halbleiter-Speicherbauteils | |
DE10109564A1 (de) | Grabenkondensator und Verfahren zu seiner Herstellung | |
DE3927176C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
EP0867926A1 (de) | Herstellverfahren für eine Kondensatorelektrode aus einem Platinmetall | |
DE3411960C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
OR8 | Request for search as to paragraph 43 lit. 1 sentence 1 patent law | ||
8105 | Search report available | ||
8110 | Request for examination paragraph 44 | ||
8125 | Change of the main classification |
Ipc: H01L 21/90 |
|
D2 | Grant after examination | ||
8364 | No opposition during term of opposition | ||
8320 | Willingness to grant licences declared (paragraph 23) | ||
8339 | Ceased/non-payment of the annual fee |