DE3414772A1 - Komplementaerer feldeffekttransistor - Google Patents

Komplementaerer feldeffekttransistor

Info

Publication number
DE3414772A1
DE3414772A1 DE19843414772 DE3414772A DE3414772A1 DE 3414772 A1 DE3414772 A1 DE 3414772A1 DE 19843414772 DE19843414772 DE 19843414772 DE 3414772 A DE3414772 A DE 3414772A DE 3414772 A1 DE3414772 A1 DE 3414772A1
Authority
DE
Germany
Prior art keywords
diffusion
area
contacting
type
conductivity type
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
DE19843414772
Other languages
German (de)
English (en)
Other versions
DE3414772C2 (enrdf_load_stackoverflow
Inventor
Sotoju Toyono Osaka Asai
Takeshi Itami Hyogo Tokuda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Publication of DE3414772A1 publication Critical patent/DE3414772A1/de
Application granted granted Critical
Publication of DE3414772C2 publication Critical patent/DE3414772C2/de
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
    • H10D62/149—Source or drain regions of field-effect devices
    • H10D62/151—Source or drain regions of field-effect devices of IGFETs 
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/74—Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
    • H01L21/743—Making of internal connections, substrate contacts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/85—Complementary IGFETs, e.g. CMOS
    • H10D84/854—Complementary IGFETs, e.g. CMOS comprising arrangements for preventing bipolar actions between the different IGFET regions, e.g. arrangements for latchup prevention

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
DE19843414772 1983-04-25 1984-04-18 Komplementaerer feldeffekttransistor Granted DE3414772A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58074274A JPS59198749A (ja) 1983-04-25 1983-04-25 相補形電界効果トランジスタ

Publications (2)

Publication Number Publication Date
DE3414772A1 true DE3414772A1 (de) 1984-10-25
DE3414772C2 DE3414772C2 (enrdf_load_stackoverflow) 1987-10-08

Family

ID=13542371

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19843414772 Granted DE3414772A1 (de) 1983-04-25 1984-04-18 Komplementaerer feldeffekttransistor

Country Status (2)

Country Link
JP (1) JPS59198749A (enrdf_load_stackoverflow)
DE (1) DE3414772A1 (enrdf_load_stackoverflow)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5041894A (en) * 1987-12-23 1991-08-20 Siemens Aktiengesellschaft Integrated circuit with anti latch-up circuit in complementary MOS circuit technology
US5763926A (en) * 1993-11-05 1998-06-09 Mitsubishi Denki Kabushiki Kaisha Semiconductor device having a Bi-CMOS transistor including an n-channel MOS transistor
CN110534512A (zh) * 2019-09-07 2019-12-03 电子科技大学 一种抗闩锁版图结构

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4405631C1 (de) * 1994-02-22 1995-07-20 Bosch Gmbh Robert Integriertes Bauelement

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4035826A (en) * 1976-02-23 1977-07-12 Rca Corporation Reduction of parasitic bipolar effects in integrated circuits employing insulated gate field effect transistors via the use of low resistance substrate contacts extending through source region

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5931987B2 (ja) * 1977-01-11 1984-08-06 三洋電機株式会社 相補型ｍｏｓトランジスタ
JPS5843559A (ja) * 1981-09-08 1983-03-14 Mitsubishi Electric Corp 相補型半導体装置

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4035826A (en) * 1976-02-23 1977-07-12 Rca Corporation Reduction of parasitic bipolar effects in integrated circuits employing insulated gate field effect transistors via the use of low resistance substrate contacts extending through source region

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
"IEEE J. of Solid-State Circ." Bd. SC-16, No. 3, Juni 1981, S. 212-225 *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5041894A (en) * 1987-12-23 1991-08-20 Siemens Aktiengesellschaft Integrated circuit with anti latch-up circuit in complementary MOS circuit technology
US5763926A (en) * 1993-11-05 1998-06-09 Mitsubishi Denki Kabushiki Kaisha Semiconductor device having a Bi-CMOS transistor including an n-channel MOS transistor
CN110534512A (zh) * 2019-09-07 2019-12-03 电子科技大学 一种抗闩锁版图结构

Also Published As

Publication number Publication date
DE3414772C2 (enrdf_load_stackoverflow) 1987-10-08
JPS59198749A (ja) 1984-11-10

Similar Documents

Publication Publication Date Title
DE3650248T2 (de) Verfahren zur Herstellung von integrierten Halbleiterschaltungen mit einem bipolaren Transistor und einem Feldeffekttransistor mit isolierter Steuerelektrode.
DE68925116T2 (de) In gemischter Technologie hergestellte integrierte Schaltung mit CMOS-Strukturen und leistungsfähigen lateralen Bipolartransistoren mit erhöhter Early-Spannung und Herstellungsverfahren dafür
DE3881304T2 (de) MOS-Transistor.
DE2728167A1 (de) Verfahren zur vorbereitung eines siliziumsubstrats fuer die herstellung von mos-bauelementen
DE2559360A1 (de) Halbleiterbauteil mit integrierten schaltkreisen
DE19531629C1 (de) Verfahren zur Herstellung einer EEPROM-Halbleiterstruktur
DE2242026A1 (de) Mis-feldeffekttransistor
DE19535140A1 (de) Lateraler MOSFET mit hoher Stehspannung und einem Graben sowie Verfahren zu dessen Herstellung
DE3856150T2 (de) Halbleiteranordnung und verfahren zur herstellung
DE1639254A1 (de) Feldeffekthalbleitereinrichtung mit isoliertem Gatter und einem Durchschlagverhinderungsschaltelement sowie Verfahren zu ihrer Herstellung
DE3856174T2 (de) Halbleiteranordnung mit einem isolierten vertikalen Leistungs-MOSFET.
DE69017348T2 (de) Thyristor und Verfahren zu dessen Herstellung.
DE3942640A1 (de) Mos-halbleitervorrichtung
DE2816795A1 (de) Verfahren zur herstellung eines substrats fuer einen cmos-schaltkreis und nach einem solchen verfahren hergestellter schaltkreis
DE2902368A1 (de) Komplementaer-mos-inverter
DE69231484T2 (de) Verfahren zur Herstellung von Isolationszonen des LOCOS-Typs für integrierte Schaltungen vom MOS-Typ
DE1614852C3 (de) Verfahren zur Herstellung einer integrierten Halbleiterschaltung mit einem NPN-Transistor, einem PNP-Transistor und weiteren Schaltungselementen
DE2160462C2 (de) Halbleiteranordnung und Verfahren zu ihrer Herstellung
DE3324332A1 (de) Verfahren zur herstellung von cmos-transistoren auf einem siliziumsubstrat
DE2419019A1 (de) Verfahren zum herstellen eines sperrschichtfeldeffekttransistors
DE3650638T2 (de) Integrierte Halbleiterschaltung mit Isolationszone
DE19710233A1 (de) Halbleitereinrichtung und Herstellungsverfahren derselben
DE68923730T2 (de) Verfahren zur Herstellung einer bipolaren integrierten Schaltung.
DE69324122T2 (de) Festkörper-Bildaufnehmer mit hoher Empfindlichkeit und geringem Rauschen durch Verringerung der elektrostatischen Kapazität der Verdrahtung
DE69033647T2 (de) Methode zur Herstellung einer Halbleiterstruktur für integrierte Hochleistungsschaltungen

Legal Events

Date Code Title Description
OR8 Request for search as to paragraph 43 lit. 1 sentence 1 patent law
8105 Search report available
8110 Request for examination paragraph 44
8125 Change of the main classification

Ipc: H01L 27/10

D2 Grant after examination
8364 No opposition during term of opposition
8320 Willingness to grant licences declared (paragraph 23)
8339 Ceased/non-payment of the annual fee