DE2952689C2 - - Google Patents

Info

Publication number
DE2952689C2
DE2952689C2 DE2952689A DE2952689A DE2952689C2 DE 2952689 C2 DE2952689 C2 DE 2952689C2 DE 2952689 A DE2952689 A DE 2952689A DE 2952689 A DE2952689 A DE 2952689A DE 2952689 C2 DE2952689 C2 DE 2952689C2
Authority
DE
Germany
Prior art keywords
prom
binary
bcd
signals
logic stage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE2952689A
Other languages
German (de)
English (en)
Other versions
DE2952689A1 (de
Inventor
Laurence P. Covina Calif. Us Flora
Daniel P. Glendale Calif. Us Wiener
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Unisys Corp
Original Assignee
Burroughs Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Burroughs Corp filed Critical Burroughs Corp
Publication of DE2952689A1 publication Critical patent/DE2952689A1/de
Application granted granted Critical
Publication of DE2952689C2 publication Critical patent/DE2952689C2/de
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
    • H03M7/02Conversion to or from weighted codes, i.e. the weight given to a digit depending on the position of the digit within the block or code word
    • H03M7/12Conversion to or from weighted codes, i.e. the weight given to a digit depending on the position of the digit within the block or code word having two radices, e.g. binary-coded-decimal code

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Read Only Memory (AREA)
  • Error Detection And Correction (AREA)
  • Measurement Of Current Or Voltage (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
DE19792952689 1979-01-03 1979-12-29 Programmierbarer lesespeicher-addierer Granted DE2952689A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/000,729 US4241414A (en) 1979-01-03 1979-01-03 Binary adder employing a plurality of levels of individually programmed PROMS

Publications (2)

Publication Number Publication Date
DE2952689A1 DE2952689A1 (de) 1980-07-17
DE2952689C2 true DE2952689C2 (US20100056889A1-20100304-C00004.png) 1990-04-26

Family

ID=21692765

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19792952689 Granted DE2952689A1 (de) 1979-01-03 1979-12-29 Programmierbarer lesespeicher-addierer

Country Status (8)

Country Link
US (1) US4241414A (US20100056889A1-20100304-C00004.png)
JP (1) JPS55112649A (US20100056889A1-20100304-C00004.png)
BE (1) BE880059A (US20100056889A1-20100304-C00004.png)
BR (1) BR7908340A (US20100056889A1-20100304-C00004.png)
DE (1) DE2952689A1 (US20100056889A1-20100304-C00004.png)
FR (1) FR2445984A1 (US20100056889A1-20100304-C00004.png)
GB (2) GB2040088B (US20100056889A1-20100304-C00004.png)
IE (1) IE49028B1 (US20100056889A1-20100304-C00004.png)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2080584B (en) * 1980-07-24 1984-05-23 Int Computers Ltd Binary-coded-decimal to binary converter
WO1986001017A1 (en) * 1984-07-30 1986-02-13 Arya Keerthi Kumarasena The multi input fast adder
JPS6451237U (US20100056889A1-20100304-C00004.png) * 1987-09-22 1989-03-29
JPH01121230U (US20100056889A1-20100304-C00004.png) * 1988-02-10 1989-08-17
US20060179090A1 (en) * 2005-02-09 2006-08-10 International Business Machines Corporation System and method for converting binary to decimal

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3449555A (en) * 1965-06-02 1969-06-10 Wang Laboratories Parallel binary to binary coded decimal and binary coded decimal to binary converter utilizing cascaded logic blocks
US3675001A (en) * 1970-12-10 1972-07-04 Ibm Fast adder for multi-number additions
US3723715A (en) * 1971-08-25 1973-03-27 Ibm Fast modulo threshold operator binary adder for multi-number additions
GB1322657A (en) * 1971-09-10 1973-07-11 Ibm Adders
DE2238184A1 (de) * 1972-08-03 1974-02-14 Juergen Dammit Verfahren und vorrichtung zum entfernen des abfalles an gestanzten zuschnitten
US3882483A (en) * 1973-05-07 1975-05-06 Electronic Associates Code converter system and method

Also Published As

Publication number Publication date
BR7908340A (pt) 1980-09-16
JPS6218931B2 (US20100056889A1-20100304-C00004.png) 1987-04-25
US4241414A (en) 1980-12-23
IE49028B1 (en) 1985-07-10
GB2040088B (en) 1983-02-16
BE880059A (fr) 1980-03-17
FR2445984A1 (fr) 1980-08-01
JPS55112649A (en) 1980-08-30
DE2952689A1 (de) 1980-07-17
FR2445984B1 (US20100056889A1-20100304-C00004.png) 1984-01-20
GB2094525B (en) 1983-08-03
GB2094525A (en) 1982-09-15
GB2040088A (en) 1980-08-20

Similar Documents

Publication Publication Date Title
EP0010195B1 (de) Vorrichtung zur Adressumwandlung in einer Datenverarbeitungsanlage
DE2913327C2 (de) Matrix-Multiplizierer
DE3503508C2 (US20100056889A1-20100304-C00004.png)
DE1162111B (de) Gleitkomma-Recheneinrichtung
DE2626432A1 (de) Arithmetische einheit fuer automatische rechengeraete
DE2018452A1 (de) Arithmetische Einrichtung
DE4101004C2 (de) Paralleler Multiplizierer mit Sprungfeld und modifiziertem Wallac-Baum
DE1809219A1 (de) Binaeres Vielfach-Addierwerk zur gleichzeitigen Addition mehrerer binaerer Zahlen
DE2758130C2 (de) Binärer und dezimaler Hochgeschwindigkeitsaddierer
DE2063199A1 (de) Einrichtung zur Ausfuhrung logischer Funktionen
DE2305201A1 (de) Schnellteiler zur iterativen division, insbesondere fuer digitalrechner
DE2232222A1 (de) Funktionsgeneratormodul
DE3303269C2 (US20100056889A1-20100304-C00004.png)
DE2952689C2 (US20100056889A1-20100304-C00004.png)
DE4409834A1 (de) Multiplizierschaltung und Divisionsschaltung
DE3447634C2 (US20100056889A1-20100304-C00004.png)
DE3434777A1 (de) Verfahren und vorrichtung zur vorzeichenerzeugung fuer einen uebertragsicherstellungsaddierer
DE3822324C2 (de) Vorrichtung zum Zerlegen des Prioritätswertes
DE3688434T2 (de) Schneller bcd/binaer-addierer.
DE2000275A1 (de) Elektronischer Walzenschalter
DE3326388A1 (de) Addierwerk
DE2727051B2 (de) Einrichtung zur binären Multiplikation einer ersten Zahl als Multiplikand mit einer den Multiplikator ergebenden Summe aus einer zweiten und dritten Zahl im Binärcode
DE2855946A1 (de) Pla-addierschaltung
DE2135607C2 (de) Schaltungsanordnung zur Inkrementierung oder Dekrementierung
DE3030124C2 (US20100056889A1-20100304-C00004.png)

Legal Events

Date Code Title Description
8128 New person/name/address of the agent

Representative=s name: EISENFUEHR, G., DIPL.-ING. SPEISER, D., DIPL.-ING.

8110 Request for examination paragraph 44
D2 Grant after examination
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee