DE2165274A1 - Hochfrequenztransistor und Verfahren zu dessen Herstellung - Google Patents
Hochfrequenztransistor und Verfahren zu dessen HerstellungInfo
- Publication number
- DE2165274A1 DE2165274A1 DE19712165274 DE2165274A DE2165274A1 DE 2165274 A1 DE2165274 A1 DE 2165274A1 DE 19712165274 DE19712165274 DE 19712165274 DE 2165274 A DE2165274 A DE 2165274A DE 2165274 A1 DE2165274 A1 DE 2165274A1
- Authority
- DE
- Germany
- Prior art keywords
- emitter
- grid
- base
- conductivity type
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body (electrodes)
- H01L23/4824—Pads with extended contours, e.g. grid structure, branch structure, finger structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D10/00—Bipolar junction transistors [BJT]
- H10D10/01—Manufacture or treatment
- H10D10/051—Manufacture or treatment of vertical BJTs
- H10D10/056—Manufacture or treatment of vertical BJTs of vertical BJTs having the main current going through the whole substrate, e.g. power BJTs
- H10D10/058—Manufacture or treatment of vertical BJTs of vertical BJTs having the main current going through the whole substrate, e.g. power BJTs having multi-emitter structures, e.g. interdigitated, multi-cellular or distributed emitters
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D99/00—Subject matter not provided for in other groups of this subclass
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1203—Rectifying Diode
- H01L2924/12036—PN diode
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Electrodes Of Semiconductors (AREA)
- Bipolar Transistors (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US13122971A | 1971-04-05 | 1971-04-05 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| DE2165274A1 true DE2165274A1 (de) | 1972-10-12 |
Family
ID=22448510
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE19712165274 Pending DE2165274A1 (de) | 1971-04-05 | 1971-12-29 | Hochfrequenztransistor und Verfahren zu dessen Herstellung |
Country Status (12)
| Country | Link |
|---|---|
| AR (1) | AR192233A1 (enExample) |
| AU (1) | AU461334B2 (enExample) |
| BE (1) | BE777627A (enExample) |
| BR (1) | BR7108653D0 (enExample) |
| CA (1) | CA934480A (enExample) |
| DE (1) | DE2165274A1 (enExample) |
| ES (1) | ES397884A1 (enExample) |
| FR (1) | FR2131930B1 (enExample) |
| GB (1) | GB1322141A (enExample) |
| IT (1) | IT946279B (enExample) |
| NL (1) | NL7200117A (enExample) |
| SE (1) | SE377632B (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113394267B (zh) * | 2021-06-09 | 2023-06-09 | 武汉新芯集成电路制造有限公司 | 半导体器件及其制造方法 |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3571913A (en) * | 1968-08-20 | 1971-03-23 | Hewlett Packard Co | Method of making ohmic contact to a shallow diffused transistor |
| GB1262000A (en) * | 1968-11-22 | 1972-02-02 | Tokyo Shibaura Electric Co | A semiconductor device and a method for manufacturing the same |
-
1971
- 1971-12-08 FR FR7143997A patent/FR2131930B1/fr not_active Expired
- 1971-12-08 AU AU36602/71A patent/AU461334B2/en not_active Expired
- 1971-12-09 CA CA129820A patent/CA934480A/en not_active Expired
- 1971-12-11 ES ES397884A patent/ES397884A1/es not_active Expired
- 1971-12-29 DE DE19712165274 patent/DE2165274A1/de active Pending
- 1971-12-29 BR BR8653/71A patent/BR7108653D0/pt unknown
- 1971-12-31 BE BE777627A patent/BE777627A/xx unknown
-
1972
- 1972-01-03 GB GB4272A patent/GB1322141A/en not_active Expired
- 1972-01-03 IT IT19013/72A patent/IT946279B/it active
- 1972-01-04 AR AR239946A patent/AR192233A1/es active
- 1972-01-04 SE SE7200054A patent/SE377632B/xx unknown
- 1972-01-05 NL NL7200117A patent/NL7200117A/xx unknown
Also Published As
| Publication number | Publication date |
|---|---|
| SE377632B (enExample) | 1975-07-14 |
| AU461334B2 (en) | 1975-05-22 |
| BE777627A (fr) | 1972-04-17 |
| GB1322141A (en) | 1973-07-04 |
| BR7108653D0 (pt) | 1973-05-15 |
| ES397884A1 (es) | 1975-05-16 |
| IT946279B (it) | 1973-05-21 |
| NL7200117A (enExample) | 1972-10-09 |
| CA934480A (en) | 1973-09-25 |
| AU3660271A (en) | 1973-06-14 |
| FR2131930A1 (enExample) | 1972-11-17 |
| FR2131930B1 (enExample) | 1977-06-03 |
| AR192233A1 (es) | 1973-02-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE2640525C2 (de) | Verfahren zur Herstellung einer MIS-Halbleiterschaltungsanordnung | |
| DE2954501C2 (enExample) | ||
| DE1903961C3 (de) | Integrierte Halbleiterschaltung und Verfahren zu ihrer Herstellung | |
| DE4010618C2 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung | |
| DE2732184A1 (de) | Halbleitervorrichtung und verfahren zu ihrer herstellung | |
| EP0005185B1 (de) | Verfahren zum gleichzeitigen Herstellen von Schottky-Sperrschichtdioden und ohmschen Kontakten nach dotierten Halbleiterzonen | |
| DE2101609A1 (de) | Kontaktanordnung für Halbleiterbauelemente | |
| DE69420944T2 (de) | Halbleitervorrichtung und herstellungsverfahren | |
| DE4445345A1 (de) | Verfahren zur Herstellung eines Bipolartransistors | |
| EP0012220A1 (de) | Verfahren zur Herstellung eines Schottky-Kontakts mit selbstjustierter Schutzringzone | |
| DE2019655C2 (de) | Verfahren zur Eindiffundierung eines den Leitungstyp verändernden Aktivators in einen Oberflächenbereich eines Halbleiterkörpers | |
| DE2133184A1 (de) | Verfahren zum Herstellen von Halbleiterbauteilen | |
| DE1959895A1 (de) | Verfahren zur Herstellung einer Halbleiteranordnung | |
| DE2420239A1 (de) | Verfahren zur herstellung doppelt diffundierter lateraler transistoren | |
| DE2128884A1 (de) | Verfahren zum Herstellen von Halbleiterbauteilen | |
| DE1810322C3 (de) | Bipolarer Transistor für hohe Ströme und hohe Stromverstärkung | |
| DE2133976C3 (de) | Monolithisch integrierte Halbleiteranordnung | |
| DE1489250A1 (de) | Halbleitereinrichtung und Verfahren zu ihrer Herstellung | |
| DE3133548C2 (enExample) | ||
| EP1616355B1 (de) | Bipolartransistor und verfahren zur herstellung desselben | |
| DE2111633A1 (de) | Verfahren zur Herstellung eines Oberflaechen-Feldeffekt-Transistors | |
| DE2501074A1 (de) | Transistoreinrichtung und verfahren zu ihrer herstellung | |
| DE2535272A1 (de) | Festkoerperbauelement-herstellungsverfahren | |
| DE2165274A1 (de) | Hochfrequenztransistor und Verfahren zu dessen Herstellung | |
| DE2407189A1 (de) | Planare integrierte schaltung mit dielektrisch isolierter schottky-sperrschicht und verfahren zu deren herstellung |