DE2133980C3 - Verfahren zur Herstellung einer integrierten Halbleiterschaltung - Google Patents

Verfahren zur Herstellung einer integrierten Halbleiterschaltung

Info

Publication number
DE2133980C3
DE2133980C3 DE2133980A DE2133980A DE2133980C3 DE 2133980 C3 DE2133980 C3 DE 2133980C3 DE 2133980 A DE2133980 A DE 2133980A DE 2133980 A DE2133980 A DE 2133980A DE 2133980 C3 DE2133980 C3 DE 2133980C3
Authority
DE
Germany
Prior art keywords
carrier
silicon
epitaxial layer
layer
zone
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE2133980A
Other languages
German (de)
English (en)
Other versions
DE2133980A1 (de
DE2133980B2 (de
Inventor
E Kooi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Philips Gloeilampenfabrieken NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from NL666614016A external-priority patent/NL153374B/xx
Priority claimed from NL7002384.A external-priority patent/NL159817B/xx
Application filed by Philips Gloeilampenfabrieken NV filed Critical Philips Gloeilampenfabrieken NV
Publication of DE2133980A1 publication Critical patent/DE2133980A1/de
Publication of DE2133980B2 publication Critical patent/DE2133980B2/de
Application granted granted Critical
Publication of DE2133980C3 publication Critical patent/DE2133980C3/de
Expired legal-status Critical Current

Links

Classifications

    • H10P14/61—
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/74—Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76205—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76213—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose
    • H01L21/76216—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose introducing electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/112—Constructional design considerations for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layers, e.g. by using channel stoppers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/40—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00 with at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of IGFETs with BJTs
    • H10D84/401—Combinations of FETs or IGBTs with BJTs
    • H10D84/403—Combinations of FETs or IGBTs with BJTs and with one or more of diodes, resistors or capacitors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/60—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of BJTs
    • H10D84/611—Combinations of BJTs and one or more of diodes, resistors or capacitors
    • H10D84/613—Combinations of vertical BJTs and one or more of diodes, resistors or capacitors
    • H10D84/615—Combinations of vertical BJTs and one or more of resistors or capacitors

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
DE2133980A 1966-10-05 1971-07-08 Verfahren zur Herstellung einer integrierten Halbleiterschaltung Expired DE2133980C3 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
NL666614016A NL153374B (nl) 1966-10-05 1966-10-05 Werkwijze ter vervaardiging van een halfgeleiderinrichting voorzien van een oxydelaag en halfgeleiderinrichting vervaardigd volgens de werkwijze.
NL7002384.A NL159817B (nl) 1966-10-05 1970-02-19 Werkwijze ter vervaardiging van een halfgeleiderinrichting.
NL7010208A NL7010208A (OSRAM) 1966-10-05 1970-07-10

Publications (3)

Publication Number Publication Date
DE2133980A1 DE2133980A1 (de) 1972-01-13
DE2133980B2 DE2133980B2 (de) 1979-07-05
DE2133980C3 true DE2133980C3 (de) 1983-12-22

Family

ID=27351385

Family Applications (1)

Application Number Title Priority Date Filing Date
DE2133980A Expired DE2133980C3 (de) 1966-10-05 1971-07-08 Verfahren zur Herstellung einer integrierten Halbleiterschaltung

Country Status (2)

Country Link
DE (1) DE2133980C3 (OSRAM)
NL (1) NL7010208A (OSRAM)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3886000A (en) * 1973-11-05 1975-05-27 Ibm Method for controlling dielectric isolation of a semiconductor device
FR2252638B1 (OSRAM) * 1973-11-23 1978-08-04 Commissariat Energie Atomique
FR2341201A1 (fr) * 1976-02-16 1977-09-09 Radiotechnique Compelec Procede d'isolement entre regions d'un dispositif semiconducteur et dispositif ainsi obtenu

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3386865A (en) * 1965-05-10 1968-06-04 Ibm Process of making planar semiconductor devices isolated by encapsulating oxide filled channels
US3442011A (en) * 1965-06-30 1969-05-06 Texas Instruments Inc Method for isolating individual devices in an integrated circuit monolithic bar
NL153374B (nl) * 1966-10-05 1977-05-16 Philips Nv Werkwijze ter vervaardiging van een halfgeleiderinrichting voorzien van een oxydelaag en halfgeleiderinrichting vervaardigd volgens de werkwijze.
US3488564A (en) * 1968-04-01 1970-01-06 Fairchild Camera Instr Co Planar epitaxial resistors
US3649386A (en) * 1968-04-23 1972-03-14 Bell Telephone Labor Inc Method of fabricating semiconductor devices

Also Published As

Publication number Publication date
DE2133980A1 (de) 1972-01-13
NL7010208A (OSRAM) 1972-01-12
DE2133980B2 (de) 1979-07-05

Similar Documents

Publication Publication Date Title
DE1944793C3 (de) Verfahren zur Herstellung einer integrierten Halbleiteranordnung
DE1639364A1 (de) Integrierte Halbleiterschaltung
DE1764274C3 (de) Monolithisch integrierte Halbleiterstruktur zur Zuleitung von Versorgungsspannungen für nachträglich zu integrierende Halbleiterbauelemente und Verfahren zu ihrer Herstellung
DE1639173C3 (de) Temperaturkompensierte Z-Diodenanordnung
DE1943302A1 (de) Integrierte Schaltungsanordnung
DE2556668A1 (de) Halbleiter-speichervorrichtung
DE1764578C3 (de) Verfahren zur Herstellung einer Halbleiteranordnung mit einem Feldeffekttransistor
DE2133980C3 (de) Verfahren zur Herstellung einer integrierten Halbleiterschaltung
DE2525529B2 (de) Halbleiteranordnung mit komplementaeren transistorstrukturen und verfahren zu ihrer herstellung
DE2426529C3 (de) Planardiffusionsverfahren zum Herstellen eines Transistors in einer monolithisch integrierten I2 L - Schaltung
DE2046053A1 (de) Integrierte Schaltung
DE1764829B1 (de) Planartransistor mit einem scheibenfoermigen halbleiter koerper
DE2101278A1 (de) Integrierte Halbleiteranordnung und Verfahren zu ihrer Herstellung
DE1769271C3 (de) Verfahren zum Herstellen einer Festkörperschaltung
DE2105475C3 (de) Integrierte Halbleiterschaltung
DE2348262A1 (de) Integrierte halbleiterschaltung
DE7605242U1 (de) Integrierte monolithische anordnung mit leistungstransistor- und signaltransistorbereichen
DE1764552C3 (de) Verfahren zum Herstellen einer Halbleiteranordnung mit einer Zenerdiode
DE1931201C3 (de) Verfahren zur Herstellung einer Zenerdiode
DE1614286C3 (de) Halbleiteranordnung und Verfahren zu ihrer Herstellung
DE2324554C2 (OSRAM)
DE2011630C3 (de) Integrierte Halbleiterschaltung
DE2133982C2 (de) Integriertes Halbleiterbauelement mit einer von einer vergrabenen Schicht gebildeten leitenden Verbindung
DE1287218C2 (de) Integrierte halbleiterschaltung und verfahren zu ihrer herstellung
DE2155050C3 (de) Integrierte Schaltung für logische Zwecke und Verfahren zu deren Herstellung

Legal Events

Date Code Title Description
8281 Inventor (new situation)

Free format text: KOOI, ELSE, EMMASINGEL, EINDHOVEN, NL

C3 Grant after two publication steps (3rd publication)