DE2038483A1 - Halbleiterzelle fuer Speicher mit gleichzeitigem Zugriff durch mehrere Adressiersystee - Google Patents
Halbleiterzelle fuer Speicher mit gleichzeitigem Zugriff durch mehrere AdressiersysteeInfo
- Publication number
- DE2038483A1 DE2038483A1 DE19702038483 DE2038483A DE2038483A1 DE 2038483 A1 DE2038483 A1 DE 2038483A1 DE 19702038483 DE19702038483 DE 19702038483 DE 2038483 A DE2038483 A DE 2038483A DE 2038483 A1 DE2038483 A1 DE 2038483A1
- Authority
- DE
- Germany
- Prior art keywords
- transistors
- cell
- memory
- arrangements
- point
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000015654 memory Effects 0.000 title claims description 26
- 239000004065 semiconductor Substances 0.000 title claims description 11
- 239000002800 charge carrier Substances 0.000 claims description 8
- 230000005669 field effect Effects 0.000 claims description 2
- 229910052739 hydrogen Inorganic materials 0.000 claims 2
- 210000004027 cell Anatomy 0.000 description 49
- 230000001419 dependent effect Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000013021 overheating Methods 0.000 description 1
- 210000000352 storage cell Anatomy 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/16—Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Dram (AREA)
- Static Random-Access Memory (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US88651169A | 1969-12-19 | 1969-12-19 | |
| US88650969A | 1969-12-19 | 1969-12-19 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| DE2038483A1 true DE2038483A1 (de) | 1971-06-24 |
Family
ID=27128800
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE19702038483 Pending DE2038483A1 (de) | 1969-12-19 | 1970-08-03 | Halbleiterzelle fuer Speicher mit gleichzeitigem Zugriff durch mehrere Adressiersystee |
| DE19702062211 Pending DE2062211A1 (de) | 1969-12-19 | 1970-12-17 | Speicheranordnung mit gleichzeitigem Zugriff auf n Speicherstellen |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE19702062211 Pending DE2062211A1 (de) | 1969-12-19 | 1970-12-17 | Speicheranordnung mit gleichzeitigem Zugriff auf n Speicherstellen |
Country Status (4)
| Country | Link |
|---|---|
| US (2) | US3643236A (cg-RX-API-DMAC7.html) |
| DE (2) | DE2038483A1 (cg-RX-API-DMAC7.html) |
| FR (2) | FR2071924A1 (cg-RX-API-DMAC7.html) |
| GB (2) | GB1323733A (cg-RX-API-DMAC7.html) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3313441A1 (de) * | 1983-04-13 | 1984-10-18 | Siemens AG, 1000 Berlin und 8000 München | Halbleiterspeicher |
Families Citing this family (38)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5618964B2 (cg-RX-API-DMAC7.html) * | 1972-03-06 | 1981-05-02 | ||
| JPS4942249A (cg-RX-API-DMAC7.html) * | 1972-03-06 | 1974-04-20 | ||
| JPS49108932A (cg-RX-API-DMAC7.html) * | 1973-02-19 | 1974-10-16 | ||
| JPS5433816B2 (cg-RX-API-DMAC7.html) * | 1974-01-28 | 1979-10-23 | ||
| SU576608A1 (ru) * | 1975-02-13 | 1977-10-15 | Предприятие П/Я М-5769 | Ассоциативное запоминающее устройство |
| DE2517565C3 (de) * | 1975-04-21 | 1978-10-26 | Siemens Ag, 1000 Berlin Und 8000 Muenchen | Schaltungsanordnung für ein Datenverarbeitungssystem |
| US4104719A (en) * | 1976-05-20 | 1978-08-01 | The United States Of America As Represented By The Secretary Of The Navy | Multi-access memory module for data processing systems |
| US4053873A (en) * | 1976-06-30 | 1977-10-11 | International Business Machines Corporation | Self-isolating cross-coupled sense amplifier latch circuit |
| SU624295A1 (ru) * | 1976-08-17 | 1978-09-15 | Предприятие П/Я В-2892 | Ячейка пам ти дл матричной однородной структуры |
| US4120048A (en) * | 1977-12-27 | 1978-10-10 | Rockwell International Corporation | Memory with simultaneous sequential and random address modes |
| EP0011375A1 (en) * | 1978-11-17 | 1980-05-28 | Motorola, Inc. | Multi-port ram structure for data processor registers |
| US4193127A (en) * | 1979-01-02 | 1980-03-11 | International Business Machines Corporation | Simultaneous read/write cell |
| JPS5634179A (en) * | 1979-08-24 | 1981-04-06 | Mitsubishi Electric Corp | Control circuit for memory unit |
| US4280197A (en) * | 1979-12-07 | 1981-07-21 | Ibm Corporation | Multiple access store |
| JPS56140390A (en) * | 1980-04-04 | 1981-11-02 | Nippon Electric Co | Picture memory |
| JPS5956284A (ja) * | 1982-09-24 | 1984-03-31 | Hitachi Micro Comput Eng Ltd | 半導体記憶装置 |
| GB2165066B (en) * | 1984-09-25 | 1988-08-24 | Sony Corp | Video data storage |
| GB2164767B (en) * | 1984-09-25 | 1988-08-24 | Sony Corp | Video data storage |
| US4744078A (en) * | 1985-05-13 | 1988-05-10 | Gould Inc. | Multiple path multiplexed host to network data communication system |
| US5165039A (en) * | 1986-03-28 | 1992-11-17 | Texas Instruments Incorporated | Register file for bit slice processor with simultaneous accessing of plural memory array cells |
| EP0257987B1 (en) * | 1986-08-22 | 1991-11-06 | Fujitsu Limited | Semiconductor memory device |
| US4845669A (en) * | 1988-04-27 | 1989-07-04 | International Business Machines Corporation | Transporsable memory architecture |
| JP2930341B2 (ja) * | 1988-10-07 | 1999-08-03 | マーチン・マリエッタ・コーポレーション | データ並列処理装置 |
| KR920009059B1 (ko) * | 1989-12-29 | 1992-10-13 | 삼성전자 주식회사 | 반도체 메모리 장치의 병렬 테스트 방법 |
| US5235543A (en) * | 1989-12-29 | 1993-08-10 | Intel Corporation | Dual port static memory with one cycle read-modify-write |
| US5121360A (en) * | 1990-06-19 | 1992-06-09 | International Business Machines Corporation | Video random access memory serial port access |
| US6073185A (en) * | 1993-08-27 | 2000-06-06 | Teranex, Inc. | Parallel data processor |
| US6067609A (en) * | 1998-04-09 | 2000-05-23 | Teranex, Inc. | Pattern generation and shift plane operations for a mesh connected computer |
| US6212628B1 (en) | 1998-04-09 | 2001-04-03 | Teranex, Inc. | Mesh connected computer |
| US6185667B1 (en) | 1998-04-09 | 2001-02-06 | Teranex, Inc. | Input/output support for processing in a mesh connected computer |
| US6173388B1 (en) | 1998-04-09 | 2001-01-09 | Teranex Inc. | Directly accessing local memories of array processors for improved real-time corner turning processing |
| US6587917B2 (en) * | 2001-05-29 | 2003-07-01 | Agilent Technologies, Inc. | Memory architecture for supporting concurrent access of different types |
| US6944739B2 (en) * | 2001-09-20 | 2005-09-13 | Microchip Technology Incorporated | Register bank |
| US6765834B2 (en) * | 2002-11-19 | 2004-07-20 | Hewlett-Packard Development Company, L.P. | System and method for sensing memory cells of an array of memory cells |
| EP2180434A4 (en) * | 2007-08-02 | 2011-07-06 | Llopis Jose Daniel Llopis | ELECTRONIC SYSTEM FOR EMULATING THE CHAIN OF THE STRUCTURE OF DNA FROM A CHROMOSOME |
| US8351236B2 (en) | 2009-04-08 | 2013-01-08 | Sandisk 3D Llc | Three-dimensional array of re-programmable non-volatile memory elements having vertical bit lines and a single-sided word line architecture |
| US8547720B2 (en) * | 2010-06-08 | 2013-10-01 | Sandisk 3D Llc | Non-volatile memory having 3D array of read/write elements with efficient decoding of vertical bit lines and word lines |
| US8526237B2 (en) | 2010-06-08 | 2013-09-03 | Sandisk 3D Llc | Non-volatile memory having 3D array of read/write elements and read/write circuits and method thereof |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US2813260A (en) * | 1954-10-29 | 1957-11-12 | Rca Corp | Magnetic device |
| US3292008A (en) * | 1963-12-03 | 1966-12-13 | Rca Corp | Switching circuit having low standby power dissipation |
| US3363115A (en) * | 1965-03-29 | 1968-01-09 | Gen Micro Electronics Inc | Integral counting circuit with storage capacitors in the conductive path of steering gate circuits |
| US3548388A (en) * | 1968-12-05 | 1970-12-15 | Ibm | Storage cell with a charge transfer load including series connected fets |
-
1969
- 1969-12-19 US US886511A patent/US3643236A/en not_active Expired - Lifetime
- 1969-12-19 US US886509A patent/US3638204A/en not_active Expired - Lifetime
-
1970
- 1970-08-03 DE DE19702038483 patent/DE2038483A1/de active Pending
- 1970-10-06 FR FR7036830A patent/FR2071924A1/fr active Granted
- 1970-10-06 FR FR7036831A patent/FR2073480B1/fr not_active Expired
- 1970-11-13 GB GB5401870A patent/GB1323733A/en not_active Expired
- 1970-11-13 GB GB5402670A patent/GB1316300A/en not_active Expired
- 1970-12-17 DE DE19702062211 patent/DE2062211A1/de active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3313441A1 (de) * | 1983-04-13 | 1984-10-18 | Siemens AG, 1000 Berlin und 8000 München | Halbleiterspeicher |
Also Published As
| Publication number | Publication date |
|---|---|
| GB1316300A (en) | 1973-05-09 |
| DE2062211A1 (de) | 1971-06-24 |
| FR2071924B1 (cg-RX-API-DMAC7.html) | 1973-11-23 |
| US3638204A (en) | 1972-01-25 |
| FR2071924A1 (fr) | 1971-09-24 |
| FR2073480B1 (cg-RX-API-DMAC7.html) | 1973-11-23 |
| GB1323733A (en) | 1973-07-18 |
| US3643236A (en) | 1972-02-15 |
| FR2073480A1 (cg-RX-API-DMAC7.html) | 1971-10-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE2038483A1 (de) | Halbleiterzelle fuer Speicher mit gleichzeitigem Zugriff durch mehrere Adressiersystee | |
| DE4330778C2 (de) | Speicherzellenschaltung | |
| DE1817510A1 (de) | Monolythischer Halbleiterspeicher | |
| DE3048105A1 (de) | Speicher | |
| DE69311385T2 (de) | Zwei Torspeicher mit Lese- und Schreiblese-Toren | |
| DE2635028A1 (de) | Auf einem halbleiterplaettchen integriertes speichersystem | |
| DE2041959A1 (de) | Randomspeicher | |
| DE2135625B1 (de) | Schaltungsanordnung zur automatischen Schreib-Unterdrückung | |
| DE2424858A1 (de) | Integrierte treiberschaltung | |
| DE2309616C2 (de) | Halbleiterspeicherschaltung | |
| DE1966852A1 (de) | Speichereinheit mit einer kapazitiven speichereinrichtung | |
| DE1959374A1 (de) | Einspeicherungs- und Ausspeicherungssystem fuer eine binaere Halbleiter-Speicherzelle | |
| DE3430145C2 (de) | Halbleiter-Speichereinrichtung | |
| DE2128792A1 (de) | Schaltungsanordnung mit mindestens einem Feldeffekttransistor | |
| DE2101180B2 (cg-RX-API-DMAC7.html) | ||
| DE69626623T2 (de) | Strombegrenzung während des Blockschreibens in Speicherschaltungen | |
| DE2933753C2 (de) | Statische RAM-Speicherzelle in I↑2↑ L-Technik | |
| DE2332555A1 (de) | Schadhafte speicherzellen enthaltendes monolithisches halbleiterchip geringer verlustleistung | |
| DE69031326T2 (de) | Treiberkreis | |
| DE2348065C3 (de) | Bipolarer Transistorspeicher mit kapazitiver Speicherung | |
| EP1126470A2 (de) | Integrierter Halbleiterspeicher mit Speicherzellen mit ferroelektrischem Speichereffekt | |
| DE2636377C3 (de) | Binärspeicherzelle | |
| DE60023213T2 (de) | RAM Speicher | |
| DE2125451A1 (de) | Integrierte Halbleiterschaltung zur Speicherung von Daten | |
| DE2553344A1 (de) | Speicherbaustein |