DE1539655A1 - Verfahren zur Herstellung von mehrschichtigen Halbleiterbauelementen - Google Patents

Verfahren zur Herstellung von mehrschichtigen Halbleiterbauelementen

Info

Publication number
DE1539655A1
DE1539655A1 DE19661539655 DE1539655A DE1539655A1 DE 1539655 A1 DE1539655 A1 DE 1539655A1 DE 19661539655 DE19661539655 DE 19661539655 DE 1539655 A DE1539655 A DE 1539655A DE 1539655 A1 DE1539655 A1 DE 1539655A1
Authority
DE
Germany
Prior art keywords
silicon
getter
layer
semiconductor component
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
DE19661539655
Other languages
German (de)
English (en)
Inventor
Wilfrid Fletcher
Jones Anthony Keith
Howard Norman Robert
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Associated Electrical Industries Ltd
Original Assignee
Associated Electrical Industries Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Associated Electrical Industries Ltd filed Critical Associated Electrical Industries Ltd
Publication of DE1539655A1 publication Critical patent/DE1539655A1/de
Pending legal-status Critical Current

Links

Classifications

    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B31/00—Diffusion or doping processes for single crystals or homogeneous polycrystalline material with defined structure; Apparatus therefor
    • C30B31/02—Diffusion or doping processes for single crystals or homogeneous polycrystalline material with defined structure; Apparatus therefor by contacting with diffusion materials in the solid state
    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/02—Elements
    • C30B29/06—Silicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D99/00—Subject matter not provided for in other groups of this subclass
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
    • H01L21/02129—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material being boron or phosphorus doped silicon oxides, e.g. BPSG, BSG or PSG
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02282—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process liquid deposition, e.g. spin-coating, sol-gel techniques, spray coating
    • H10P14/6342—
    • H10P14/6923—

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Thyristors (AREA)
DE19661539655 1965-07-22 1966-07-21 Verfahren zur Herstellung von mehrschichtigen Halbleiterbauelementen Pending DE1539655A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB31289/65A GB1117359A (en) 1965-07-22 1965-07-22 Improvements relating to semiconductor elements

Publications (1)

Publication Number Publication Date
DE1539655A1 true DE1539655A1 (de) 1970-01-15

Family

ID=10320921

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19661539655 Pending DE1539655A1 (de) 1965-07-22 1966-07-21 Verfahren zur Herstellung von mehrschichtigen Halbleiterbauelementen

Country Status (3)

Country Link
DE (1) DE1539655A1 (enExample)
GB (1) GB1117359A (enExample)
SE (1) SE316537B (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4561171A (en) * 1982-04-06 1985-12-31 Shell Austria Aktiengesellschaft Process of gettering semiconductor devices
AT384121B (de) * 1983-03-28 1987-10-12 Shell Austria Verfahren zum gettern von halbleiterbauelementen

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2083428B1 (enExample) * 1970-03-19 1976-07-23 Mitsubishi Electric Corp
GB2179930A (en) * 1985-09-06 1987-03-18 Philips Electronic Associated A method of depositing an epitaxial silicon layer
US7772097B2 (en) 2007-11-05 2010-08-10 Asm America, Inc. Methods of selectively depositing silicon-containing films

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4561171A (en) * 1982-04-06 1985-12-31 Shell Austria Aktiengesellschaft Process of gettering semiconductor devices
AT380974B (de) * 1982-04-06 1986-08-11 Shell Austria Verfahren zum gettern von halbleiterbauelementen
AT384121B (de) * 1983-03-28 1987-10-12 Shell Austria Verfahren zum gettern von halbleiterbauelementen

Also Published As

Publication number Publication date
GB1117359A (en) 1968-06-19
SE316537B (enExample) 1969-10-27

Similar Documents

Publication Publication Date Title
DE2618733C2 (de) Halbleiterbauelement
DE69015666T2 (de) MOSFET-Transistor mit nicht-gleichmässiger Schwellspannung im Kanalbereich.
DE3882849T2 (de) Anordnungen mit cmos-isolator-substrat mit niedriger streuung und verfahren zu deren herstellung.
DE1544329A1 (de) Verfahren zur Herstellung epitaxialer Schichten bestimmter Form
DE1086512B (de) Verfahren zum Herstellen eines gleichrichtenden UEberganges in einem Siliziumkoerper
DE69621385T2 (de) Verfahren zur herstellung einer halbleiteranordnung mit kristalldefekten
DE1564963C3 (de) Verfahren zum Herstellen eines stabilisierten Halbleiterbauelements
DE2707693C3 (de) Verfahren zum Herstellen von dotierten Zonen einer bestimmten Leitungsart in einem Halbleitersubstrat mittels Ionenimplantation
DE2605830C3 (de) Verfahren zur Herstellung eines Halbleiterbauelements
DE2047777A1 (de) Oberflachenfeldeffekttransistor mit einstellbarer Schwellspannung
DE1292256B (de) Drift-Transistor und Diffusionsverfahren zu seiner Herstellung
DE68920657T2 (de) Verfahren zur Herstellung einer Halbleiter-auf-Isolator-Struktur mit Einfangplätzen.
DE1514038C3 (de) Verfahren zum Herstellen eines Feldeffekt-Transistors mit isolierter Steuerelektrode
DE2655341A1 (de) Halbleiteranordnung mit passivierter oberflaeche und verfahren zur herstellung dieser anordnung
DE2517690A1 (de) Verfahren zum herstellen eines halbleiterbauteils
DE4009837A1 (de) Verfahren zur herstellung einer halbleitereinrichtung
DE1298189B (de) Verfahren zum Herstellen von isolierten Bereichen in einer integrierten Halbleiter-Schaltung
DE2005271C3 (de) Epitaxialverfahren zum Aufwachsen von Halbleitermaterial auf einem dotierten Halbleitersubstrat
DE4101130C2 (de) MOS-Feldeffekttransistor und Verfahren zu dessen Herstellung
DE2160462C2 (de) Halbleiteranordnung und Verfahren zu ihrer Herstellung
CH655202A5 (de) Verfahren zur herstellung einer halbleiteranordnung.
DE2718449A1 (de) Verfahren zur herstellung einer halbleiteranordnung und durch dieses verfahren hergestellte anordnung
DE2211709C3 (de) Verfahren zum Dotieren von Halbleitermaterial
DE2636280A1 (de) Anordnung aus einem substrat und mindestens einer darauf aufgebrachten schicht und herstellungsverfahren hierfuer
DE68926591T2 (de) Mit dem Fermi-Niveau nichtfixierte Oxid-Verbindungshalbleiterstrukturen und Verfahren zu deren Herstellungen