DE112023004212T5 - Leiterplatte und Verfahren zum Herstellen einer Leiterplatte - Google Patents
Leiterplatte und Verfahren zum Herstellen einer LeiterplatteInfo
- Publication number
- DE112023004212T5 DE112023004212T5 DE112023004212.8T DE112023004212T DE112023004212T5 DE 112023004212 T5 DE112023004212 T5 DE 112023004212T5 DE 112023004212 T DE112023004212 T DE 112023004212T DE 112023004212 T5 DE112023004212 T5 DE 112023004212T5
- Authority
- DE
- Germany
- Prior art keywords
- layer
- fluororesin
- circuit board
- printed circuit
- inorganic filler
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4652—Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern
- H05K3/4655—Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern by using a laminate characterized by the insulating layer
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B15/00—Layered products comprising a layer of metal
- B32B15/04—Layered products comprising a layer of metal comprising metal as the main or only constituent of a layer, which is next to another layer of the same or of a different material
- B32B15/08—Layered products comprising a layer of metal comprising metal as the main or only constituent of a layer, which is next to another layer of the same or of a different material of synthetic resin
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B27/00—Layered products comprising a layer of synthetic resin
- B32B27/30—Layered products comprising a layer of synthetic resin comprising vinyl (co)polymers; comprising acrylic (co)polymers
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B32—LAYERED PRODUCTS
- B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
- B32B9/00—Layered products comprising a layer of a particular substance not covered by groups B32B11/00 - B32B29/00
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/0313—Organic insulating material
- H05K1/0353—Organic insulating material consisting of two or more materials, e.g. two or more polymers, polymer + filler, + reinforcement
- H05K1/0373—Organic insulating material consisting of two or more materials, e.g. two or more polymers, polymer + filler, + reinforcement containing additives, e.g. fillers
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0137—Materials
- H05K2201/015—Fluoropolymer, e.g. polytetrafluoroethylene [PTFE]
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0183—Dielectric layers
- H05K2201/0195—Dielectric or adhesive layers comprising a plurality of layers, e.g. in a multilayer structure
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/0959—Plated through-holes or plated blind vias filled with insulating material
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Laminated Bodies (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2022-162209 | 2022-10-07 | ||
| JP2022162209 | 2022-10-07 | ||
| PCT/JP2023/032203 WO2024075456A1 (ja) | 2022-10-07 | 2023-09-04 | 回路基板および回路基板の製造方法 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| DE112023004212T5 true DE112023004212T5 (de) | 2025-08-07 |
Family
ID=90607792
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE112023004212.8T Pending DE112023004212T5 (de) | 2022-10-07 | 2023-09-04 | Leiterplatte und Verfahren zum Herstellen einer Leiterplatte |
Country Status (4)
| Country | Link |
|---|---|
| JP (1) | JPWO2024075456A1 (https=) |
| CN (1) | CN119999341A (https=) |
| DE (1) | DE112023004212T5 (https=) |
| WO (1) | WO2024075456A1 (https=) |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2678940B1 (fr) * | 1991-05-24 | 1996-10-18 | Rogers Corp | Film composite charge de particules et procede pour sa fabrication. |
| JP2690032B2 (ja) * | 1991-10-03 | 1997-12-10 | ダイキン工業株式会社 | フッ素樹脂積層体およびその製造法 |
| JP2002001886A (ja) * | 2000-06-09 | 2002-01-08 | Three M Innovative Properties Co | 被接着可能フッ素系材料シート、接着性フッ素系材料シート、フッ素系材料シートの接着方法および接着構造 |
| JP4938199B2 (ja) * | 2000-06-14 | 2012-05-23 | 出光興産株式会社 | ポリオレフィン系ホットメルト接着剤用樹脂 |
| JP7608450B2 (ja) * | 2020-05-18 | 2025-01-06 | 住友電気工業株式会社 | 誘電体シートの製造方法、高周波プリント配線板用基板の製造方法、誘電体シート、及び高周波プリント配線板用基板 |
| JP7514157B2 (ja) * | 2020-10-12 | 2024-07-10 | 日本メクトロン株式会社 | スルーホール形成方法およびフレキシブルプリント配線板用基板 |
| JP6981522B1 (ja) * | 2020-12-15 | 2021-12-15 | 東洋インキScホールディングス株式会社 | 熱硬化性樹脂組成物、およびその利用 |
-
2023
- 2023-09-04 CN CN202380070598.9A patent/CN119999341A/zh active Pending
- 2023-09-04 DE DE112023004212.8T patent/DE112023004212T5/de active Pending
- 2023-09-04 WO PCT/JP2023/032203 patent/WO2024075456A1/ja not_active Ceased
- 2023-09-04 JP JP2024555671A patent/JPWO2024075456A1/ja active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| JPWO2024075456A1 (https=) | 2024-04-11 |
| WO2024075456A1 (ja) | 2024-04-11 |
| CN119999341A (zh) | 2025-05-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE19980206B4 (de) | Grundplatte für eine Leiterplatte unter Verwendung einer wärmebeständigen Isolationsschicht, deren Herstellverfahren und Verfahren zur Herstellung der Leiterplatte | |
| DE3851553T2 (de) | Material für elektrischen Träger und dieses Material enthaltende Mehrschichtschaltung und integrierter Schaltungs-Chipträger. | |
| DE69223692T2 (de) | Trägerfolie für gedruckte Schaltung und Halbleiterchip | |
| DE4426843B4 (de) | Fluorpolymer-Verbundmaterial für ein elektrisches Substrat mit niedrigem Wärmekoeffizient der Dielektrizitätskonstante | |
| DE69117819T2 (de) | Verfahren zur Herstellung einer Leiterplatte und durch besagtes Verfahren hergestellte Leiterplatte selbst | |
| DE2905857C2 (de) | Polyamidimidzusammensetzungen mit körnigen Materialien und Verwendung solcher Zusammensetzungen für elektrische Bauelemente, Schaltungsplatten und Isoliersubstrate | |
| DE3485930T2 (de) | Mehrschichtiges keramisches substrat und verfahren zum herstellen desselben. | |
| DE69811635T2 (de) | Polymerzusammensetzungen mit temperaturstabiler dielektrizitätskonstante | |
| DE69814577T2 (de) | Dielektrische keramische Zusammensetzung und keramische elektronische Bauteile, die diese enthalten | |
| DE10141910B4 (de) | Glaskeramiksinterprodukt und Verfahren zu seiner Herstellung | |
| DE60217793T2 (de) | Prepreg und Leiterplatte und Verfahren zu deren Herstellung | |
| DE112016001291T5 (de) | Magnetodielektrisches Substrat, Schaltungsmaterial und Anordnung mit diesem | |
| DE3330068A1 (de) | Hybrid-integrierte schaltung und verfahren zur herstellung derselben | |
| DE60014549T2 (de) | Schichten oder Prepregs mit hoher Durchlössigkeit, ihre Herstellung und Verwendung in Leiterplatten | |
| EP0315851B1 (de) | Verbundmaterial aus hochtemperaturbeständigen Polymeren und direkt darauf aufgebrachten Metallschichten | |
| DE112008003185T5 (de) | Mit Metall laminierter Gegenstand, mit LED versehenes Substrat und weisse Folie | |
| DE69812533T2 (de) | Aluminiumnitridsubstrat und Verfahren zu dessen Herstellung | |
| DE19961537B4 (de) | Verfahren zur Herstellung einer Glaskeramiktafel | |
| DE10003264C2 (de) | Dielektrische Keramikzusammensetzung und mehrschichtiges Keramiksubstrat | |
| DE102009015520A1 (de) | Metall-Keramik-Substrat | |
| DE112021001943T5 (de) | Flexibles dielektrisches Material mit einer biaxial orientierten Polytetrafluorethylen-Verstärkungsschicht | |
| EP2514590B1 (de) | Verfahren zur Herstellung eines kleberlosen Verbunds aus einer Polyarylenetherketonfolie und einer Metallfolie | |
| DE112006002451B4 (de) | Keramisches mehrlagiges Substrat, keramisches mehrlagiges Modul und Verfahren zum Herstellen desselben | |
| DE3789369T2 (de) | Verfahren zur Herstellung einer keramischen Schaltungsplatte. | |
| DE112017006866T5 (de) | Isoliertes wärmeabfuhrsubstrat |