DE102005053171B4 - Auffrischungsverfahren, Speicher, Speichersystem und Betriebsverfahren - Google Patents

Auffrischungsverfahren, Speicher, Speichersystem und Betriebsverfahren Download PDF

Info

Publication number
DE102005053171B4
DE102005053171B4 DE102005053171.7A DE102005053171A DE102005053171B4 DE 102005053171 B4 DE102005053171 B4 DE 102005053171B4 DE 102005053171 A DE102005053171 A DE 102005053171A DE 102005053171 B4 DE102005053171 B4 DE 102005053171B4
Authority
DE
Germany
Prior art keywords
automatic refresh
memory device
memory
command
mode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE102005053171.7A
Other languages
German (de)
English (en)
Other versions
DE102005053171A1 (de
Inventor
Seong-kue Jo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of DE102005053171A1 publication Critical patent/DE102005053171A1/de
Application granted granted Critical
Publication of DE102005053171B4 publication Critical patent/DE102005053171B4/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406Management or control of the refreshing or charge-regeneration cycles
    • G11C11/40611External triggering or timing of internal or partially internal refresh operations, e.g. auto-refresh or CAS-before-RAS triggered refresh
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406Management or control of the refreshing or charge-regeneration cycles
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/4072Circuits for initialization, powering up or down, clearing memory or presetting
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409Read-write [R-W] circuits 
    • G11C11/4093Input/output [I/O] data interface arrangements, e.g. data buffers
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
  • Memory System (AREA)
DE102005053171.7A 2004-11-05 2005-11-02 Auffrischungsverfahren, Speicher, Speichersystem und Betriebsverfahren Expired - Fee Related DE102005053171B4 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020040089950A KR100634440B1 (ko) 2004-11-05 2004-11-05 오토-리프레쉬 명령에 선별적으로 동작하는 디램, 그것의오토-리프레쉬 동작을 제어하는 메모리, 디램 및 메모리를포함한 메모리 시스템, 그리고 그것의 동작 방법들
KR10-2004-0089950 2004-11-05

Publications (2)

Publication Number Publication Date
DE102005053171A1 DE102005053171A1 (de) 2006-05-18
DE102005053171B4 true DE102005053171B4 (de) 2014-05-15

Family

ID=36273981

Family Applications (1)

Application Number Title Priority Date Filing Date
DE102005053171.7A Expired - Fee Related DE102005053171B4 (de) 2004-11-05 2005-11-02 Auffrischungsverfahren, Speicher, Speichersystem und Betriebsverfahren

Country Status (5)

Country Link
US (1) US7327625B2 (https=)
JP (1) JP4851156B2 (https=)
KR (1) KR100634440B1 (https=)
CN (1) CN1779853B (https=)
DE (1) DE102005053171B4 (https=)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101053541B1 (ko) 2010-03-30 2011-08-03 주식회사 하이닉스반도체 반도체 메모리 장치
US8392650B2 (en) * 2010-04-01 2013-03-05 Intel Corporation Fast exit from self-refresh state of a memory device
KR102205695B1 (ko) * 2014-09-05 2021-01-21 에스케이하이닉스 주식회사 리프레쉬 제어 회로 및 이를 이용한 반도체 장치
KR20170045795A (ko) * 2015-10-20 2017-04-28 삼성전자주식회사 메모리 장치 및 이를 포함하는 메모리 시스템
KR20180100804A (ko) * 2017-03-02 2018-09-12 에스케이하이닉스 주식회사 반도체 장치 및 그의 구동 방법
KR102398209B1 (ko) 2017-11-06 2022-05-17 삼성전자주식회사 반도체 메모리 장치, 메모리 시스템 그리고 그것의 리프레쉬 방법
US10622055B2 (en) * 2018-08-21 2020-04-14 Micron Technology, Inc. Apparatus for supplying power supply voltage to semiconductor chip including volatile memory cell
US20200258566A1 (en) * 2019-02-12 2020-08-13 Micron Technology, Inc. Refresh rate management for memory
KR102856184B1 (ko) * 2020-11-23 2025-09-05 에스케이하이닉스 주식회사 컨트롤러 및 이를 포함하는 메모리 시스템
KR102866253B1 (ko) * 2023-03-13 2025-09-29 성균관대학교산학협력단 프로세싱-인-메모리 제어 장치, 상기 프로세싱-인-메모리 제어 장치를 포함하는 컴퓨팅 장치 및 프로세싱-인-메모리 제어 방법

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10353371A1 (de) * 2002-11-18 2004-06-03 Infineon Technologies Ag Verfahren und Implementierung eines Selbstauffrischmerkmals auf einem Chip
US6751143B2 (en) * 2002-04-11 2004-06-15 Micron Technology, Inc. Method and system for low power refresh of dynamic random access memories

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1166842A (ja) 1997-08-13 1999-03-09 Toshiba Corp 半導体記憶装置
CN1137491C (zh) * 1998-03-30 2004-02-04 西门子公司 动态随机存取存储器中的译码自动刷新模式
US6088268A (en) * 1998-09-17 2000-07-11 Atmel Corporation Flash memory array with internal refresh
JP2000149550A (ja) 1998-11-12 2000-05-30 Nec Eng Ltd 自動リフレッシュ機能付dram
JP2000260180A (ja) 1999-03-08 2000-09-22 Nec Corp 半導体メモリ
JP2001118383A (ja) 1999-10-20 2001-04-27 Fujitsu Ltd リフレッシュを自動で行うダイナミックメモリ回路
JP2004022123A (ja) * 2002-06-19 2004-01-22 Murata Mach Ltd インターフェース回路
US7095669B2 (en) * 2003-11-07 2006-08-22 Infineon Technologies Ag Refresh for dynamic cells with weak retention

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6751143B2 (en) * 2002-04-11 2004-06-15 Micron Technology, Inc. Method and system for low power refresh of dynamic random access memories
DE10353371A1 (de) * 2002-11-18 2004-06-03 Infineon Technologies Ag Verfahren und Implementierung eines Selbstauffrischmerkmals auf einem Chip

Also Published As

Publication number Publication date
CN1779853A (zh) 2006-05-31
JP4851156B2 (ja) 2012-01-11
KR20060040380A (ko) 2006-05-10
KR100634440B1 (ko) 2006-10-16
CN1779853B (zh) 2013-04-03
DE102005053171A1 (de) 2006-05-18
US7327625B2 (en) 2008-02-05
US20060098510A1 (en) 2006-05-11
JP2006134559A (ja) 2006-05-25

Similar Documents

Publication Publication Date Title
DE60129373T2 (de) Hochleistung-DMAsteuerung
DE102005020894A1 (de) Verfahren zum Auffrischen einer Speichervorrichtung, welche PASR und stapel-artige Auffrischungsschematas aufweisen
DE102005053171B4 (de) Auffrischungsverfahren, Speicher, Speichersystem und Betriebsverfahren
DE102007038615B4 (de) Speicher mit Speicherbänken und Modusregistern, sowie Verfahren zum Betreiben eines solchen Speichers
DE102004034760B4 (de) Auffrischsteuerverfahren, Speichersteuerschaltung und Chipprodukt
DE69326744T2 (de) Bildverarbeitungsgerät
DE10215362A1 (de) Integrierter Speicher mit einem Speicherzellenfeld mit mehreren Speicherbänken und Schaltungsanordnung mit einem integrierten Speicher
DE19860650A1 (de) Chip-Satz-Speichersteuervorrichtung mit Datenausblend-Maskenfunktion
DE102008009880A1 (de) Leistungseinsparungen für Speicher mit Fehlerkorrekturmodus
DE112004002928T5 (de) Verfahren zum Steuern der Initialisierung eines nicht-flüchtigen Speicherbauelements und nicht-flüchtiges Speicherbauelement
DE68923899T2 (de) Halbleiterspeicher.
DE10319158A1 (de) Vorrichtung zum flexiblen Deaktivieren von Wortleitungen von dynamischen Speicherbausteinen und Verfahren hierfür
DE3787187T2 (de) Dynamischer Lese-Schreibspeicher mit Auffrischwirkung.
DE68920233T2 (de) Steuerschaltung für eine Halbleiterspeicheranordnung und Halbleiterspeichersystem.
DE102004050037B4 (de) Speicherbauelement, Speichersystem und Betriebsmodussetzverfahren
DE69128061T2 (de) Halbleiterspeicheranordnung
DE102021126991A1 (de) System und verfahren zur erkennung von speicherzellenstörungen durch überwachung von kanarischen zellen
DE102005003863B4 (de) Speichervorrichtung mit Nicht-Variabler Schreiblatenz
DE102005003903B4 (de) System und Verfahren zumn Auffrischen einer dynamischen Speichervorrichtung
DE102006041946A1 (de) Adressenkonverter und Halbleiterspeicherbauelement
DE69832007T2 (de) Steuerschaltung für Computerspeicher
DE102005035137A1 (de) Nichtflüchtiges Speicherbauelement, Informationsverarbeitungsvorrichtung und zugehöriges Steuerverfahren
DE69729782T2 (de) Busarbiter
DE102004057787A1 (de) Verfahren zum Betreiben eines an ein Bus-, insbesondere LIN-Bus-System anschliessbaren System-Moduls, sowie elektronisches Modul, insbesondere Mikroprozessor- bzw. Mikrocontroller-Modul
DE10338980A1 (de) Rücksetzsignalgenerator, Halbleiterspeicherbaustein und Rücksetzverfahren

Legal Events

Date Code Title Description
OP8 Request for examination as to paragraph 44 patent law
R016 Response to examination communication
R016 Response to examination communication
R018 Grant decision by examination section/examining division
R020 Patent grant now final
R020 Patent grant now final

Effective date: 20150217

R119 Application deemed withdrawn, or ip right lapsed, due to non-payment of renewal fee